October 17, 2017
Mentor will present seven papers during the ARMTech Con and a dedicated session, and exhibit at Booth #606.
May 12, 2017
Japanese giant uses variable thermal simulation on automotive IC intended for harsh environments.
March 9, 2016
Mentor Graphics' recent deal with ARM illustrates how proliferation in design is influencing deals between tool and IP vendors.
March 1, 2016
About 1,600 new UVM System Verilog verification IP memory models will cut testbench development time and offer more time to increase coverage.
February 22, 2016
Mentor Graphics chairman and CEO Wally Rhines will deliver the DVCon keynote as the vendor sets a deep agenda for the conference.
October 17, 2012
New features provide enhanced formal checking analysis, code coverage closure and extended clock domain crossing analysis.
February 27, 2012
Synopsys has rolled out its SystemVerilog-based verification IP portfolio for a bunch of interconnect standards – and built in support for all the three major verification methodologies.