Get a comprehensive overview of ‘Shift Left’ for physical verification
How the various features within today's Calibre physical verification family help designers shift left tasks and cut time-to-market.
place and route
Shift left: what it does and how to make it happen
Get to know more on the specific benefits of shift left and how to achieve easy adoption.
Calibre ‘shifts left’ into place and route
Calibre Design Enhancer moves physical verification checks and automated DRC-clean via and cell insertion into P&R
Identifying AI opportunities in PCB design
The key to exploiting AI is being clear about where its family of technologies can help to improve and democratize design.
Devgan plans for optimization through machine learning
Cadence president expects expanded role for reinforcement learning in tool portfolio and looks for help on AI for verification.
TSMC certifies Aprisa for N5 and N4
TSMC has certified the Aprisa place-and-route software from Siemens Digital Industries Software for the N5 and N4 process technologies.
Aprisa place-and-route software gets major upgrade
All engines in the place-and-route software have been boosted with cuts to runtime and memory footprint.
Cadence uses reinforcement learning to tune flow
Cadence has launched a tool that the company claims can speed up implementation by applying machine learning across the flow.
From iterative to in-design DRC and debug for place and route
Learn how Calibre RealTime Digital allows you to identify, explore and fix DRC violations as you go.
How MaxLinear cut physical verification time with in-design DRC
A case study describes how the RF and AMS specialist achieved efficiencies on a complex server DSP SoC project by running as-you-go DRC during place and route.