Mentor builds out verification IP for memory
About 1,600 new UVM System Verilog verification IP memory models will cut testbench development time and offer more time to increase coverage.
test bench
Startup builds environment for custom EDA tools
Canadian startup Invionics has launched a development environment and packager intended to make it easier for users within chipmakers and design houses to build customized tools.
PLATINUM SPONSORS
View All Sponsors