verification

April 17, 2023

DVCon Europe adds research track

DVCon Europe is expanding coverage into research on design verification for its 10th conference later this year.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
January 31, 2023

Siemens harnesses machine learning for more comprehensive verification

As first silicon success declines, new software aims to provide a more holistic view of coverage data from multiple sources.
Article  |  Topics: Blog Topics  |  Tags: , , , , ,   |  Organizations:
January 6, 2023

DVCon Europe best paper speeds up memory-controller tests

The winner of the best-paper award at DVCon Europe went to a team from Samsung based in India, describing their work on a reusable agent for testing the behavior of error-correcting memory circuits.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations: ,
December 1, 2022

Identifying AI opportunities in PCB design

The key to exploiting AI is being clear about where its family of technologies can help to improve and democratize design.
November 21, 2022

DVCon Europe looks to network effects

Aside from the keynotes and technical papers, the networking at an event like DVCon Europe provides a way to keep open-source EDA on the road.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , , ,   |  Organizations:
October 25, 2022

DVCon Europe keynotes focus on connectivity

DVCon Europe's keynotes will examine verification issues in connected cars and 5G networks.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:
July 12, 2022

Siemens compiles analog into simulation for faster debug

Siemens EDA has launched a second version of its Symphony simulation environment designed to support quicker debug cycles.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:
April 28, 2022

DVCon Europe returns to live format

DVCon Europe will be held as a live event in Munich in early December.
Article  |  Topics: Blog - EDA  |  Tags: ,   |  Organizations:
March 4, 2022

Verification engineers look to better skills to beat schedules

A panel at DVCon argued too much of a focus on point tools coupled with challenges with interoperability and cross-industry cooperation is hindering the ability of SoC teams to design and verify complex products.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , ,   |  Organizations: , , ,
March 2, 2022

Synopsys talks AI in verification at DVCon

Synopsys R&D vice president Manish Pandey described the ways in which the tools supplier has harnessed machine learning so far to gain speedups and improvements in coverage.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors