Thermal-simulation specialist Future Facilities has agreed to be acquired by Cadence Design Systems.
TSMC calls for modular EDA flows and increased use of hierarchical verification to support complex 3DIC designs.
A de facto standard for exchanging thermal information about designs has become JEDEC standard JEP181.
Cadence has followed its launched of a parallelizable EM simulator with one that focuses on the thermal behavior of ICs through to multi-PCB assemblies.
Japanese giant uses variable thermal simulation on automotive IC intended for harsh environments.
View All Sponsors