Product

June 21, 2021

From iterative to in-design DRC and debug for place and route

Learn how Calibre RealTime Digital allows you to identify, explore and fix DRC violations as you go.
November 5, 2020

Mentor to help carmakers integrate cockpit displays and infotainment on single ECU

Mentor is packaging a range of software IP, reference designs, and technical help as VCO2S, for Vehicle Cockpit Consolidation Solutions.
Article  |  Tags: , , ,   |  Organizations:
August 27, 2020

Cloud access to emulator helps AI processor start-up prove design, win funding

Small startup gets flexible cloud access to big iron to prove a novel processor architecture quickly.
Article  |  Tags: , ,   |  Organizations:
June 23, 2020

How to draw upon Mentor-Microsoft integration for embedded IoT

The combination of Embedded Linux and Azure is supported by services and technologies that speed the delivery and deployment of MCU-based projects.
September 18, 2019

Synopsys claims 35TOPS performance from new family of embedded vision cores

IP core focuses on avodiing memory access bottlenecks during processing of complex machine-learning and artificial-intelligence algortihms.
Article  |  Tags: , , ,   |  Organizations:
September 2, 2019

South Korea-Japan tensions continue to threaten memory supply chain

Concerns that the diplomatic stand-off between Seoul and Tokyo could hit the supply chain rose again this weekend as South Korean politicians made a surprise visit to disputed islands.
August 5, 2019

Flash Memory Summit: Memblaze demos Toshiba ULL NVM technology

The Chinese memory module specialist will preview the 2020 launch of its new solution based on the ultra low latency XL-Flash technology from Toshiba.
Article  |  Tags: , , ,   |  Organizations: ,
May 29, 2019

Synopsys introduces fast full-chip yield analysis and optimization tool

Synopsys has released PrimeYield, a tool for analysing and optimizing the yield of a design before it is made.
Article  |  Tags: , , ,   |  Organizations:
May 24, 2019

OneSpin extends line-up for AI FPGA and RISC-V verification

The formal specialist is extending its line for Intel FPGAs that target areas such as AI/ML and HPC, and building out a RISC-V suite focused on ISA compliance.
March 12, 2019

Mastering automotive complexity through generative design

The trend toward Level 5 fully autonomous vehicles poses major complexity, cost and change issues that Generative Design flows aim to address.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors