December 27, 2023

Flow stability and chip reliability top the papers at DVCon Europe

The two best papers at the recent DVCon Europe underlined two of the issues that now face chip-implementation teams: efficient flows and reliability.
Article  |  Tags: , , , ,   |  Organizations:
December 22, 2023

Sustainability work puts numbers on chipmaking production at IEDM

Shifting to low-carbon generation for electricity would do much to cut the carbon footprint of semiconductor processes according to work shown at this year’s IEDM.
Article  |  Tags: , , ,   |  Organizations: , ,
December 6, 2023

Applied and CEA-Leti team up for novel materials R&D

Applied Materials and CEA-Leti have expanded their collaboration with the creation of a joint lab to develop materials useful for sensors, RF communications, and power devices, and with a focus on heterogeneous integration.
Article  |  Tags: , , , , ,   |  Organizations: ,
December 4, 2023

EMA spins off IP, content and services activities

EMA Design Automation to launch sister company, Accelerated Designs, to help clients streamline processes, cut manual effort, and connect data.
Article  |  Tags: ,   |  Organizations:
November 22, 2023

Arm gives Helium to low-end Cortex-M core

Arm has added machine-learning extensions and pointer-security instructions to its latest Cortex-M series core.
Article  |  Tags: , , , ,   |  Organizations:
November 14, 2023

Imec makes virtual fab public for green analysis

Imec has a version of its imec.netzero virtual fab tool accessible to the general public with the aim of showing the environmental impact of IC manufacturing.
Article  |  Tags: , , , ,   |  Organizations:
November 3, 2023

Codasip pips Arm to commercial CHERI with RISC-V version

Codasip has put support for a set of instruction extensions intended to secure memory into its RISC-V core designs.
November 2, 2023

X-Fab adds galvanic isolation to CMOS process

X-Fab has made it possible to put galvanic isolation based on capacitive coupling directly into chips made on its XA035 process.
Article  |  Tags: , , , , ,   |  Organizations:
November 1, 2023

Companies partner for embeddable ReRAM

SureCore and Intrinsic have teamed up to provide a way to implement resistive random-access memory as an SoC-embeddable technology.
Article  |  Tags: , ,   |  Organizations:
October 31, 2023

Accellera publishes draft of CDC standard

Accellera has published for public review version 0.1 of a standard designed to help pass clock-domain crossing information between EDA tools.
Article  |  Tags: , , ,   |  Organizations:


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors