IP

June 18, 2019

RISC-V firms aim for lower-cost design starts

Andes and SiFive attempt to lower the barriers to entry for SoC designs based on RISC-V processor cores.
Article  |  Tags: , , ,   |  Organizations: ,
June 13, 2019

IoT ecosystems should shift to cellular connectivity for security – report

IoT ecosystems should shift from WiFi to cellular connectivity to make them easier to secure and manage.
Article  |  Tags: , , , , ,   |  Organizations: ,
June 12, 2019

Energy-efficient implementation of machine-learning algorithms for IoT

White paper goes from general principles through to worked examples of efficient machine-learning algorithm implmentations on dedicated processor IP.
Article  |  Tags: , , ,   |  Organizations:
June 5, 2019

Microsoft Azure aims to get inside SoCs with cloud security plan

Microsoft Azure aims to use royalty-free IP to build a more secure IoT and extend the reach of its cloud services.
Article  |  Tags: , , , , ,   |  Organizations:
June 4, 2019

The unknown unknowns of secure devices

Developing a security assurance standard for IP faces numerous problems but Accellera working-group members are trying to find an answer.
May 28, 2019

Cadence expands Protium for rack-based prototyping

Cadence has developed a version of its Protium prototyping engine that supports larger designs and which is intended to go into data-center racks.
May 21, 2019

Achronix deploys network on chip for faster FPGAs

Achronix is introducing an FPGA architecture that pulls a full network-on-chip into the programmable-logic fabric combined with hardened matrix-math processors for AI.
Article  |  Tags: , , , , , , , ,   |  Organizations:
May 20, 2019

DAC 2019 preview: Mentor

Mentor is active across the program and its main and Verification Academy booths within the exhibition in Las Vegas.
May 3, 2019

ES Design West outreach attracts launch participants

EDA and IP supporters of the new event see the goal of greater integration with the electronic systems supply chain as fundamental to their involvement.
April 24, 2019

May meeting to push for UVM analog extensions

Accellera is trying to standardize extensions to UVM for mixed-signal design.
Article  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors