Blog Topics

November 27, 2020

RISC-V in nearly a quarter of designs (Wilson Functional Verification 2020 – Part One)

Use of the open-source RISC-V processor was tracked for the first time by the biennial study, finding notably high take-up.
Article  |  Tags: , , , ,   |  Organizations: , , , ,
November 19, 2020

Version 2 draft of portable stimulus standard goes up for public review

Accellera Systems Initiative has published for open review version 2.0 of the Portable Test and Stimulus standard.
Article  |  Tags: ,   |  Organizations:
November 9, 2020

IEDM 2020 highlights transistor and interconnect advances

This year's IEDM will feature papers that exploit stacked nanoribbons to reduce CMOS footprint, graphene interconnects that support easier integration, and the variability prospects of 2D semiconductors.
Article  |  Tags: , , , , , ,   |  Organizations: , ,
November 3, 2020

Tessent Streaming Scan Network to shrink SoC test writing and runtimes

Mentor's latest additions to Tessent aim to cut test time by a factor of four but remains tailored for increasing design complexity.
Article  |  Tags: , , , , ,   |  Organizations: , ,
November 2, 2020

Arm starts pulling security extensions into processor cores

The Arm Cortex-A78C extends the reach of the core into larger tablets and brings in one of a series of memory-protections extensions that will be used in the company's standard cores.
Article  |  Tags: , , ,   |  Organizations:
October 29, 2020

User2User sets virtual 2020 dates: US in November, Europe in December

The free-to-attend user meetings for Mentor clients will retain the same format mixing technical presentations with keynotes and networking.
Article  |  Tags:   |  Organizations: ,
October 28, 2020

DVCon keynoters look to software for verification optimization ideas

Speakers at this year's DVCon Europe called on the hardware community to find inspiration in software-development trends.
October 22, 2020

Mentor and Arm collaborate on RTL verification reviews

Functional verification for increasingly complex ARM-based designs is at the heart of the new consultancy partnership.
Article  |  Tags: , ,   |  Organizations: ,
October 15, 2020

DVCon Europe: using all the tools at your disposal

Among the papers that will be presented at the end of October, this year's DVCon Europe will demonstrate the benefits of taking good ideas from wherever you can in the pursuit of more effective verification flows.
October 12, 2020

Arm’s Project Cassini edges closer to cloud-like embedded platforms

At its DevSummit, Arm talked about the progress being made in Project Cassini, an initiative to bring cloud-style deployment and management tools to connected embedded systems.
Article  |  Tags: , , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors