Blog Topics

September 14, 2020

Aprisa team to be doubled after Mentor purchase

Mentor, a Siemens business, plans to expand the team working on the Aprisa place-and-route tool following the purchase of Avatar Integrated Systems, announced in July.
Article  |  Tags: , , , ,   |  Organizations:
September 14, 2020

nVidia commits to buy Arm from Softbank

Graphics and AI specialist nVidia has been confirmed as the buyer of Arm from Softbank Vision Fund in a transaction worth up to $40bn, with the fund retaining a 10 per cent share in Arm if the deal completes.
Article  |  Tags: , , , , , ,   |  Organizations: ,
August 27, 2020

Cloud access to emulator helps AI processor start-up prove design, win funding

Small startup gets flexible cloud access to big iron to prove a novel processor architecture quickly.
Article  |  Tags: , ,   |  Organizations:
August 27, 2020

Automotive E/E design demands a multi-domain, system-led approach

Increasing complexity means that teams must leverage automation to work across disciplines, speed delivery and free room for innovation.
August 25, 2020

TSMC fills in sub-nodes as EUV gains ground

TSMC is using its growing experience with EUV lithography to fill in sub-nodes between its major releases as it prepares to extend finFET technology to the forthcoming N3 process.
Article  |  Tags: , , , , , , ,   |  Organizations: ,
August 17, 2020

Cadence uses machine learning to trim constrained-random runtimes

Cadence has developed a stimulus optimizer based on neural networks to try to improve the runtime of constrained-random verification runs.
Article  |  Tags: , , ,   |  Organizations:
August 12, 2020

How to handle PCB constraints for IoT designs

An RF Laboratories engineer provides some tips and techniques in the context of the PADS Professional suite.
Article  |  Tags: , , , , , , ,   |  Organizations: ,
July 31, 2020

Open-RAN puts more focus on emulation in testing programs

Recent developments have made Open-RAN look more attractive as a way of implementing 5G systems. This is helping to drive a shift-left in verification and test.
Article  |  Tags: , , , , , ,   |  Organizations:
July 27, 2020

Open and propietary verification tools home in on RISC-V core quality

DAC provided a forum for the growing number of verification efforts focused on checking the architectural compliance and overall RTL quality of RISC-V processors.
July 23, 2020

Accellera IP security group expects standard by year end

The chair of Accellera’s IP security assurance working group expects the draft standard for hardening hardware core to be out by the end of the year.
Article  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors