Expert Insights

Chris Edwards  |  April 29, 2021

DVCon Europe best paper assesses clock design

The best paper at DVCon Europe 2020 analyzed different multiclock strategies for SoCs for their power and flexibility
Topics: EDA - IC Implementation  |  Tags: , , , ,   |  Organizations:   |  
Paul Dempsey  |  April 6, 2021

The path to full functional monitoring

Joe Sawicki of Siemens EDA recently addressed the main trends in design delivery from architecture to validation to digital twins - and where they may soon take the industry and its products.
Alieen Ryan  |  March 22, 2021

Silicon lifecycle solutions help you listen to your chip

SLS brings the power of product lifecycle management to the increasingly complex oversight challenges in electronic systems design.
David Wiens  |  December 18, 2020

The best in 2020 PCB design

Learn more about the Infinera design that took top place at the this year's PCB Technology Leadership Awards.
Tom Anderson  |  December 10, 2020

e language users deserve IDE support too

With features that keep it in current use such as aspect-oriented programming, the e language can leverage integrated design environments. Learn how.
John McMillan  |  November 25, 2020

A ‘blue book’ for PCB designers

From maker to enterprise user, apply these seven critieria to get the best PCB design tool for your project.
Robert Bates  |  October 29, 2020

Implementing medical device security for optimal outcomes

Describing a security strategy that pulls on best practices and standards to ensure medical device approval and the best patient outcomes.
Topics: Embedded - Architecture & Design, - Embedded Topics  |  Tags: , , , ,   |  Organizations:   |  
Dina Medhat  |  October 16, 2020

Not using reliability check waivers? You’re wasting valuable time

Reliability rule checks need - and now get - more granular analysis that allows designers to adopt proposed waivers with much greater confidence.
Topics: EDA - DFM  |  Tags: , , , , , ,   |  Organizations:   |  
Jeff Hancock  |  September 28, 2020

How to choose between a hypervisor and a multicore framework

And when this key architectural decision might involve combining both depending on your design’s use-case and demands placed upon it.
Tom Anderson  |  September 25, 2020

Extract benefit from the automated refactoring of VHDL code

VHDL has come a long way in terms of complexity. An integrated development environment helps you deliver better and more compliant code quickly.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors