Expert Insights - EDA

Adnan Hamid  |  February 20, 2020

Verifying AI engines

How can we refine our approach functional verification to deal with the increasing number of systems that leverage artificial intelligence.
Tom Anderson  |  January 19, 2020

Accelerate your UVM adoption and usage with an IDE

How an integrated design environment can help you overcome complexities within the Universal Verification Methodology and manage the size of the libraries within it.
Topics: EDA - Verification  |  Tags: , , ,   |  Organizations: ,   |  
Jean-Marie Brunet and Lauro Rizzatti  |  December 17, 2019

System-of-systems validation for automotive design

How Siemens PAVE 360 platform leverages emulation to deliver the exhaustive test required for the incoming generation of autonomous vehicles.
Raghav Katoch  |  November 22, 2019

Improve your LVS debug productivity

A look at ways to improve LVS debug productivity on complex SoCs through more narrowly targeted debug strategies.
Tom Anderson  |  November 21, 2019

Accelerating the adoption of portable stimulus

The vision of portable stimulus is to find a way to write tests that can be portable ‘vertically’ from IP block to subsystem to system, and ‘horizontally’ from simulation to emulation to silicon. However, applying portable stimulus to real chip designs is not trivial.
Topics: EDA - Verification  |  Tags: ,   |  Organizations: ,   |  
Ron Press  |  November 7, 2019

International Test Conference celebrates 50 years of advancing test technology

It's the fiftieth International Test Conference this year. How much has been achieved and how much more work is there to do to ensure that we can keep building chips that do what they are supposed to?
Topics: EDA - DFT  |  Tags:   |  Organizations: , , ,   |  
Sandra Kupperman  |  October 29, 2019

Efficient IoT system design for AMS, MEMS and photonics designs

Why developing an IoT design environment demands an integrated, top-down design flow that combines AMS, digital, RF, photonics, and MEMS design and verification tools.
Topics: EDA Topics  |  Tags: , , ,   |  Organizations:   |  
Paul Dempsey  |  October 16, 2019

Achieving the interactive development of low-power designs

Power intent files have increased efficiency and the use of an IDE can prevent them becoming outdated as a design evolves.
Topics: EDA - IC Implementation, Verification  |  Tags: , , , , , , , , , ,   |  Organizations:   |  
Richard Pugh  |  October 7, 2019

Emulation makes it possible to stay on the road to autonomous vehicles

Autonomous vehicle functional verification needs to prove the predictable behavior, safety and security of complex SoCs and their associated software, sensors and actuators, demanding greater use of hardware emulation.
Topics: Digital Twin, EDA - Verification  |  Tags: ,   |  Organizations:   |  
Hossam Sarhan  |  September 19, 2019

Today’s analog/RF designs need interconnect inductance extraction

Parasitic extraction has to take more account of inductive effects as operating frequencies rise and feature sizes shrink in complex SoCs.
Topics: Electrical Design, EDA - IC Implementation  |  Tags: ,   |  Organizations: ,   |  

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors