EDA Topics

Interactive checks mean faster, more accurate symmetry verification

Symmetry verification for analog and custom IC needs to evolve beyond current time-consuming and hard-to-use techniques.

Topics/Categories: EDA Topics, EDA - Verification
Fly the friendly skies with automated CDC verification for DO-254

CDC-related metastability is hard to catch by hand and processes are error prone. Tools offer a more comprehensive approach.

Topics/Categories: EDA Topics, EDA - Verification
A quick and easy way to calculate P2P resistance and current density

Coordinate-based checking provides a streamlined way to verify designs around ESD before full-chip runs without the need for custom checks.

Topics/Categories: EDA - DFM, Verification
Why comprehensive memory layout verification needs automated reliability checks

Because of the high analog content in memory designs, designers must understand how various effects impact reliability and performance.

Topics/Categories: EDA - Verification

Article Building confidence and flexibility in 3D-IC system level design
Article A quick and easy way to calculate P2P resistance and current density
Expert Insight Layout customization improves productivity in design and verification flows

Expert Insight Toward usable and scalable DFT for 3D IC design
Expert Insight Silicon lifecycle solutions help you listen to your chip
Article Streaming Scan Network technology delivers ‘no compromise’ DFT for AI designs

Expert Insight Siemens’ Sawicki puts priority on scaling in processes, productivity and systems
Expert Insight Take advantage of the automated refactoring of design and verification code
Expert Insight High-level synthesis for AI: Part Two

Expert Insight NVMe-oF – The future of cloud storage
Expert Insight Layout customization improves productivity in design and verification flows
Expert Insight Executable specifications boost SoC and IP efficiency

PLATINUM SPONSORS