Accellera

February 8, 2024

Accellera forms working group for mixed-signal interfaces

Accellera has formed a working group to look at extensions to SystemVerilog to improve support for mixed-signal designs.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:
December 27, 2023

Flow stability and chip reliability top the papers at DVCon Europe

The two best papers at the recent DVCon Europe underlined two of the issues that now face chip-implementation teams: efficient flows and reliability.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
October 31, 2023

Accellera publishes draft of CDC standard

Accellera has published for public review version 0.1 of a standard designed to help pass clock-domain crossing information between EDA tools.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , ,   |  Organizations:
October 16, 2023

Accellera updates portable stimulus standard

Accellera ’s board of directors has approved the version 2.1 of the Portable Test and Stimulus Standard.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations:
September 6, 2023

HPC and AI provide keynote focus at DVCon Europe

DVCon Europe has announced its two keynote presentations, focusing on energy-efficient high-performance computing and machine learning.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , , ,   |  Organizations: ,
August 22, 2023

Accellera group formed to work on federated simulation

Accellera has formed a working group to look at the possibility of creating a standard for federated simulation.
April 17, 2023

DVCon Europe adds research track

DVCon Europe is expanding coverage into research on design verification for its 10th conference later this year.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
January 18, 2023

Accellera forms CDC working group and takes security standard to IEEE

Accellera has formed a clock-domain crossing working group and has also passed its security-annotation standard to the IEEE.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , ,   |  Organizations: ,
January 6, 2023

DVCon Europe best paper speeds up memory-controller tests

The winner of the best-paper award at DVCon Europe went to a team from Samsung based in India, describing their work on a reusable agent for testing the behavior of error-correcting memory circuits.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations: ,
November 21, 2022

DVCon Europe looks to network effects

Aside from the keynotes and technical papers, the networking at an event like DVCon Europe provides a way to keep open-source EDA on the road.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors