Mentor

September 21, 2020

Deliver RFIC reliability and performance through automation

Today's increasingly complex and integrated RFICs pose complex verification challenges best addressed before costly simulation runs.
Article  |  Topics: Verification  |  Tags: , , , , , , ,   |  Organizations:
September 14, 2020

Aprisa team to be doubled after Mentor purchase

Mentor, a Siemens business, plans to expand the team working on the Aprisa place-and-route tool following the purchase of Avatar Integrated Systems, announced in July.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
August 27, 2020

Cloud access to emulator helps AI processor start-up prove design, win funding

Small startup gets flexible cloud access to big iron to prove a novel processor architecture quickly.
Article  |  Topics: Blog - EDA, - Product  |  Tags: , ,   |  Organizations:
August 12, 2020

How to handle PCB constraints for IoT designs

An RF Laboratories engineer provides some tips and techniques in the context of the PADS Professional suite.
Article  |  Topics: Case Study, Blog - PCB  |  Tags: , , , , , , ,   |  Organizations: ,
July 31, 2020

Open-RAN puts more focus on emulation in testing programs

Recent developments have made Open-RAN look more attractive as a way of implementing 5G systems. This is helping to drive a shift-left in verification and test.
Article  |  Topics: Blog - EDA, IP, PCB  |  Tags: , , , , , ,   |  Organizations:
July 30, 2020

Second formal check aids deadlock hunting

Arm works with EDA to find new efficiencies based on extra CTL-based check in Questa runs.
Article  |  Topics: Verification  |  Tags: , , , ,   |  Organizations: , ,
July 29, 2020

Litho hotspot analysis gets machine-learning turbocharge

A Mentor-Samsung collaboration cuts the need for model-based analysis and speeds analysis runtime by as much as 20X.
Article  |  Topics: Case Study, Conferences, Design to Silicon  |  Tags: , , , ,   |  Organizations: , ,
July 21, 2020

DAC Pavilion focuses on cloud-scaling issues

Talks in the Design-on-Cloud Pavilion at this year’s DAC demonstrated how the question over its usage is not so much whether design could or should migrate to the cloud but how to optimize cost and performance when it’s there.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations: , , ,
July 20, 2020

FastSPICE upgrade boosts nano-scale analog verification by up to 10X

Mentor adds Analog FastSPICE eXTreme innovations for designs facing increasing parasitic complexity and contact resistance challenges at cutting edge nodes.
July 20, 2020

Mentor tunes LVS for early SoC integration

Mentor has released a tool that attempts to deal with the problems encountered in the use of physical circuit verification in the early stages of SoC integration.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors