Latest

Featured image - cel-name conflict resolution

Resolving IP cell-name conflicts peacefully

One roadblock to the integration of IP from multiple vendors into an SoC is the likelihood of finding duplicate cell names in the merged design. Carefully considered renaming strategies can fix the problem without causing design database bloat.

Guides

  • Portable stimulus

    EDA - Standards, Technologies

    Accellera’s Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.

  • Dynamic power optimization

    EDA - Techniques

    FinFETs present a number of problems with respect to dynamic power consumption. Design techniques are being re-evaluated to deal with the issue.

  • Monolithic 3DIC for SoC

    EDA - Technologies

    Monolithic 3DIC integration may provide a viable alternative to conventional 2D scaling for SoCs if manufacturing problems can be overcome.

Expert Insights

John McMillan

A ‘blue book’ for PCB designers

John McMillan is a Technical Marketing Engineering Manager at Mentor, A Siemens Business. He has over 30 years of experience within the EDA industry. He’s a seasoned PCB designer and held key positions within the EDA industry ranging from Principle ECAD Engineer, Applications Engineer, Technical Management and R&D.

From maker to enterprise user, apply these seven critieria to get the best PCB design tool for your project.

Robert Bates

Implementing medical device security for optimal outcomes

Describing a security strategy that pulls on best practices and standards to ensure medical device approval and the best patient outcomes.

Dina Medhat

Not using reliability check waivers? You’re wasting valuable time

Reliability rule checks need - and now get - more granular analysis that allows designers to adopt proposed waivers with much greater confidence.

EDA

  1. Tom Anderson is a technical marketing consultant working with multiple EDA vendors, including AMIQ EDA. His previous roles have included vice president of marketing at Breker Verification Systems, vice president of applications engineering at 0-In Design Automation, vice president of engineering at IP pioneer Virtual Chips, group director of product management at Cadence, and director of technical marketing at Synopsys. He holds a Master of Science degree in Computer Science and Electrical Engineering from M.I.T. and a Bachelor of Science degree in Computer Systems Engineering from the University of Massachusetts at Amherst.
    Expert Insight Extract benefit from the automated refactoring of VHDL code

    VHDL has come a long way in terms of complexity. An integrated development environment helps you deliver better and more compliant code quickly.

  2. Expert Insight Everything you ever wanted to know about RISC-V architectural formal verification
  3. Expert Insight Creating a new paradigm for circuit verification

PCB

  1. Matthew Walsh is a Product Marketing Manager in the Electronic Board Systems (EBS) Product Division of Mentor, a Siemens Business
    Expert Insight Don’t get lost in the cloud

    Mentor is rolling out an comprehensive cloud-based design infrastructure feeding into digital twin strategies.

  2. Article The necessity and benefits of ECAD-MCAD collaboration for PCB design
  3. Expert Insight Enabling the move to a system-centric view

IP

  1. runtime monitoring featim
    Article How to use runtime monitoring for automotive functional safety

    The promise of autonomous vehicles is driving profound changes in the design and testing of automotive ICs.

  2. Article Implementing high performance, low power Bluetooth Low Energy interfaces in SoCs
  3. Article Introduction to the Compute Express Link (CXL) device types

Embedded

  1. Jeff Hancock is a Senior Product Manager in the Embedded Platform Technology Business Unit of Mentor, A Siemens Business. He oversees the Nucleus and Mentor Embedded Hypervisor runtime product lines, as well as associated middleware and professional services.
    Expert Insight How to choose between a hypervisor and a multicore framework

    And when this key architectural decision might involve combining both depending on your design’s use-case and demands placed upon it.

  2. Expert Insight Taking your first steps in leveraging the RISC-V toolchain
  3. Expert Insight Delivering on security for Linux-based medical devices

Briefing

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors