Latest

Managing code coverage to achieve verification closure in low-power SoCs

A look at some of the key techniques needed to ensue good code coverage during the verification of low-power SoC designs.

Guides

  • Portable stimulus

    EDA - Standards, Technologies

    Accellera’s Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.

  • Dynamic power optimization

    EDA - Techniques

    FinFETs present a number of problems with respect to dynamic power consumption. Design techniques are being re-evaluated to deal with the issue.

  • Monolithic 3DIC for SoC

    EDA - Technologies

    Monolithic 3DIC integration may provide a viable alternative to conventional 2D scaling for SoCs if manufacturing problems can be overcome.

Expert Insights

Self-test strategies for embedded systems

Colin Walls

How to implement self-test across the four main areas where embedded systems can fail.

Puneet Sinha

Vehicle autonomy and electrification: a perfect match

Is it worth building sophisticated autonomous driving systems if their power consumption reduces an electric vehicle's range? Maybe yes.

Raghav Katoch

Improve your LVS debug productivity

A look at ways to improve LVS debug productivity on complex SoCs through more narrowly targeted debug strategies.

EDA

  1. Tom Anderson is a technical marketing consultant working with multiple EDA vendors, including AMIQ EDA. His previous roles have included vice president of marketing at Breker Verification Systems, vice president of applications engineering at 0-In Design Automation, vice president of engineering at IP pioneer Virtual Chips, group director of product management at Cadence, and director of technical marketing at Synopsys. He holds a Master of Science degree in Computer Science and Electrical Engineering from M.I.T. and a Bachelor of Science degree in Computer Systems Engineering from the University of Massachusetts at Amherst.
    Expert Insight Accelerating the adoption of portable stimulus

    The vision of portable stimulus is to find a way to write tests that can be portable ‘vertically’ from IP block to subsystem to system, and ‘horizontally’ from simulation to emulation to silicon. However, applying portable stimulus to real chip designs is not trivial.

  2. Expert Insight International Test Conference celebrates 50 years of advancing test technology
  3. Expert Insight Efficient IoT system design for AMS, MEMS and photonics designs

PCB

  1. ECAD-MCAD collaboration - featured image
    Article The necessity and benefits of ECAD-MCAD collaboration for PCB design

    Collaboration across the electrical and mechanical domains leverages more tightly integrated and highly featured tools with richer data formats for greater accuracy and shorter time-to-market.

  2. Expert Insight Enabling the move to a system-centric view
  3. Article Tackling the design challenges of PCIe 5.0

IP

  1. Article Implementing high performance, low power Bluetooth Low Energy interfaces in SoCs

    A look at the complexiites of implementing a Bluetooth Low Eenergy interface in an SoC.

  2. Article Introduction to the Compute Express Link (CXL) device types
  3. Article Introducing the Compute Express Link (CXL) standard: the hardware

Embedded

  1. Featured Image - Colin Walls feature- July 2019
    Article Enabling embedded multicore systems with multiple OSes and critical goals

    Embedded multicore systems require engineers to make choices around the hardware and software architectures, approaches to certification and more. This is a guide to the trade-offs involved and how to best leverage your options.

  2. Expert Insight The vocal persuader
  3. Article Understanding DDR SDRAM memory choices

Briefing

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors