Latest

How to build your GDS to OASIS conversion flow

Master the three prerequisites of format translation and chose the right one from the various translation strategies.

Guides

  • Portable stimulus

    EDA - Standards, Technologies

    Accellera’s Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.

  • Dynamic power optimization

    EDA - Techniques

    FinFETs present a number of problems with respect to dynamic power consumption. Design techniques are being re-evaluated to deal with the issue.

  • Monolithic 3DIC for SoC

    EDA - Technologies

    Monolithic 3DIC integration may provide a viable alternative to conventional 2D scaling for SoCs if manufacturing problems can be overcome.

Expert Insights

Tom Anderson

Accelerate your UVM adoption and usage with an IDE

Tom Anderson is a technical marketing consultant working with multiple EDA vendors, including AMIQ EDA. His previous roles have included vice president of marketing at Breker Verification Systems, vice president of applications engineering at 0-In Design Automation, vice president of engineering at IP pioneer Virtual Chips, group director of product management at Cadence, and director of technical marketing at Synopsys. He holds a Master of Science degree in Computer Science and Electrical Engineering from M.I.T. and a Bachelor of Science degree in Computer Systems Engineering from the University of Massachusetts at Amherst.

How an integrated design environment can help you overcome complexities within the Universal Verification Methodology and manage the size of the libraries within it.

Jean-Marie Brunet and Lauro Rizzatti

System-of-systems validation for automotive design

How Siemens PAVE 360 platform leverages emulation to deliver the exhaustive test required for the incoming generation of autonomous vehicles.

Colin Walls

Self-test strategies for embedded systems

How to implement self-test across the four main areas where embedded systems can fail.

EDA

  1. Article Managing code coverage to achieve verification closure in low-power SoCs

    A look at some of the key techniques needed to ensue good code coverage during the verification of low-power SoC designs.

  2. Expert Insight Improve your LVS debug productivity
  3. Expert Insight Accelerating the adoption of portable stimulus

PCB

  1. ECAD-MCAD collaboration - featured image
    Article The necessity and benefits of ECAD-MCAD collaboration for PCB design

    Collaboration across the electrical and mechanical domains leverages more tightly integrated and highly featured tools with richer data formats for greater accuracy and shorter time-to-market.

  2. Expert Insight Enabling the move to a system-centric view
  3. Article Tackling the design challenges of PCIe 5.0

IP

  1. Article Implementing high performance, low power Bluetooth Low Energy interfaces in SoCs

    A look at the complexiites of implementing a Bluetooth Low Eenergy interface in an SoC.

  2. Article Introduction to the Compute Express Link (CXL) device types
  3. Article Introducing the Compute Express Link (CXL) standard: the hardware

Embedded

  1. Puneet Sinha
    Expert Insight Vehicle autonomy and electrification: a perfect match

    Is it worth building sophisticated autonomous driving systems if their power consumption reduces an electric vehicle’s range? Maybe yes.

  2. Article Ensuring system-level security of complex SoCs
  3. Article Enabling embedded multicore systems with multiple OSes and critical goals

Briefing

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors