Latest

Formal verification for SystemC thumbnail

Formal verification for SystemC/C++ designs

Automated formal technologies can be used to ease the debug and functional verification burden of SystemC/C++ code prior to high-level synthesis. This tutorial, first presented at DVCon Europe explores how these formal techniques can be deployed and provides real-world examples.

Guides

  • Portable stimulus

    EDA - Standards, Technologies

    Accellera’s Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.

  • Dynamic power optimization

    EDA - Techniques

    FinFETs present a number of problems with respect to dynamic power consumption. Design techniques are being re-evaluated to deal with the issue.

  • Monolithic 3DIC for SoC

    EDA - Technologies

    Monolithic 3DIC integration may provide a viable alternative to conventional 2D scaling for SoCs if manufacturing problems can be overcome.

Expert Insights

Siemens’ Sawicki puts priority on scaling in processes, productivity and systems

More optimistic about the semiconductor industries prospects than for some time, Siemens Joe Sawicki identified key EDA challenges at DAC.

Sherif Hany

Advanced symmetry verification is a thing of beauty

Innovation is extending the technique's power across areas such as context-aware layout, accounting for multi-patterning and implementing fill.

Swathi Rangarajan

Hit your tapeout schedules with in-design signoff DRC

Delivering physical implementations at new process nodes is getting ever harder. Learn how to stay on track by checking work is rule-compliant as you go.

EDA

  1. Silicon Photonics - Verification - featim - sep21
    Article Silicon photonics verification: Progress through adaptation

    SiP promises advances in transmission speeds, bandwidth, accuracy and low power but verification requires careful evolution of existing tools.

  2. Article Making sense of cloud EDA
  3. Expert Insight Use machine learning and visualization to accelerate Liberty file verification

PCB

  1. Matthew Walsh is a Product Marketing Manager in the Electronic Board Systems division of Siemens Digital Industries Software, responsible for all cloud solutions. He has more than 25 years of experience in semiconductor and electronics marketing, sales, and application engineering. He earned his BSEE at the University of Massachusetts. Matt is an avid skier and science fiction geek.
    Expert Insight May the Cloud be with you

    How to unify your design team to defeat the dark side of board systems design.

  2. Article The five pillars of digital transformation for electronics system design
  3. Expert Insight The best in 2020 PCB design

IP

  1. Featured image - cel-name conflict resolution
    Article Resolving IP cell-name conflicts peacefully

    One roadblock to the integration of IP from multiple vendors into an SoC is the likelihood of finding duplicate cell names in the merged design. Carefully considered renaming strategies can fix the problem without causing design database bloat.

  2. Article How to use runtime monitoring for automotive functional safety
  3. Article Implementing high performance, low power Bluetooth Low Energy interfaces in SoCs

Embedded

  1. Expert Insight Implementing medical device security for optimal outcomes

    Describing a security strategy that pulls on best practices and standards to ensure medical device approval and the best patient outcomes.

  2. Expert Insight How to choose between a hypervisor and a multicore framework
  3. Expert Insight Taking your first steps in leveraging the RISC-V toolchain

Briefing

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors