Data-centre networking chip goes through full-chip design rule checking and layout-versus-schematic signoff on TSMC's 16nm finFET process in a day.
Physical verification challenge of large SoCs on leading-edge processes detailed in video series
Mentor will be present throughout the DAC program but with a particular focus on machine learning, artificial intelligence and automotive challenges.
Early users of the new P&R integrated physical verification tool say time-to-sign-off was cut by 40% and above.
View All Sponsors