September 28, 2021
Siemens introduces mPower to bridge the analog-to-digital gap in IR-drop and EM analysis, reflecting the scaling trends in today's ICs.
December 18, 2020
Work presented at IEDM 2020 shows taking advantage of the IC backside for power and ground for the additional area can deliver further benefits for IR drop and security.
March 27, 2020
Traditional approaches to via insertion to meet reliability and yield at advanced nodes are giving way to necessary automation.
February 1, 2019
Early access to tools for new processes is helping Moortec deliver IP to determine the real-time health of on-chip circuits.
May 23, 2016
Ansys has decided to marry cloud computing with some of the tools used in SoC design that can make use of large amounts of temporary computer power.
August 5, 2014
Cadence Design Systems has introduced a variant of Voltus that runs transistor-level simulations to check for electromigration and IR-drop problems.
November 12, 2013
Cadence Design Systems uses parallelism in its Voltus tool to provide faster IR drop analysis and bridge static timing and IC-level power-integrity analysis.
October 9, 2013
Cadence Design Systems has developed a version of its Spectre FastSpice tool that splits simulation across many computers without manually cutting the design into segments.