A look under the hood of IC Compiler II, Synopsys’ next-generation netlist-to-GDSII implementation system.
This ‘how to’ guide shows how to combine the power of emerging and existing technologies for faster, more comprehensive test.
Soft blocking to prevent cell spreading and other placement-optimization techniques helped improve power and clock speed on a Cortex-M7 test chip designed by ARM and Cadence.
A look at a tool and a flow that makes it easier to put designs on to a HAPS physical prototyping system for verification, debug and software development purposes
- Expert Insight If we’d only known then what we know now
- Expert Insight Sign-off lithography simulation and multi-patterning must play well together
- Article One BSIM to rule them all
View All Sponsors