Different users within a design team will have varying needs for prototype capabilities. What type of prototype to pick is not always 100 per cent clear. Here are some pointers on how to make the choice.
Better delay estimation of sub-32nm interconnects, in which resistivity varies up to 100x between layers, helps Cavium improve overall performance and get ready for even denser processes
A case study describing validation of the integration of USB3.0 and USB2.0 interface IP that illustrates broader challenges FPGA-based prototyping presents.
Going inside HLS’ basics shows how it can deliver power savings over 50% for some applications.
- Expert Insight Building an RTL sign-off flow
- Expert Insight IJTAG: delivering an industry platform for IP test and integration
- Article 20nm test demands new design-for-test and diagnostic strategies
View All Sponsors