By taking a pragmatic approach, the two technology giants have comfortably adopted high-level synthesis and verification – and have shared their experiences.
In both data centers and automobiles deep learning is taking hold. But it is a technique that challenges conventional microprocessors, leading system designers to look at alternative architectures for acceleration.
A technique built for software development is now helping hardware engineers master increasingly complex verification flows.
How the powertrain of an electric vehicle is modeled first in software, then elaborated using virtual hardware running target code, to enable virtual FMEA with rich data-gathering and analysis capabilities.
- Article Addressing the verification challenges of complex SoCs
- Expert Insight The emulator thrives as verification models mushroom
- Expert Insight Team UVM and emulation for testbench acceleration
View All Sponsors