How to tune your scan pattern creation and application to cost-effectively match your test objectives.
How virtualization and integration with hardware testers are enabling networking SoCs in the billion-gate era.
Multi-patterning, finFETs and more are forcing more detailed overhauls of P&R software at each process node. We dig into some of the key new issues and how they are being addressed.
By taking a pragmatic approach, the two technology giants have comfortably adopted high-level synthesis and verification – and have shared their experiences.
- Article Hierarchical signoff of SoC designs at advanced process nodes
- Expert Insight Six ways to exploit the advantages of finFETs
- Expert Insight Wally Rhines separates the signal from the noise
View All Sponsors