Emulation and simulation acceleration technologies provide the means to more efficiently detect power issues before tapeout – and find the worst-case modes that need to be fixed.
A look under the hood of IC Compiler II, Synopsys’ next-generation netlist-to-GDSII implementation system.
This ‘how to’ guide shows how to combine the power of emerging and existing technologies for faster, more comprehensive test.
Soft blocking to prevent cell spreading and other placement-optimization techniques helped improve power and clock speed on a Cortex-M7 test chip designed by ARM and Cadence.
- Expert Insight The budget case for emulation
- Article Harness virtual machines to create an efficient ‘live’ hybrid testbench
- Expert Insight Finding and fixing faults in finFET memories
View All Sponsors