Flow evolution for the 3DIC/chiplet age
Chiplet-based 3DIC designs present new challenges for flows that integrate tasks from design exploration to physical verification.
physical verification
Shift left: what it does and how to make it happen
Get to know more on the specific benefits of shift left and how to achieve easy adoption.
Catch up with the state-of-the-art in ‘shift left’
Just how much of the flow has already has 'shift left' benefit and what is fueling further progress.
Module verification demands integrated DRC and LVS
The system-in-package and module trends in system design promote bringing together physical (DRC) and electrical (LVS) verification.
Arm accelerates library verification with Solido ML
Arm has used machine-learning tools supplied by the Solido group at Siemens Digital Industries Software to speed up IP validation runtime a thousand-fold compared to conventional statistical methods.
From iterative to in-design DRC and debug for place and route
Learn how Calibre RealTime Digital allows you to identify, explore and fix DRC violations as you go.
How MaxLinear cut physical verification time with in-design DRC
A case study describes how the RF and AMS specialist achieved efficiencies on a complex server DSP SoC project by running as-you-go DRC during place and route.
Earlier latch-up prevention with topology-based analysis
By analyzing topology during the schematic design phase, you can detect latch-up issues before post-layout ERCs and avoid late stage revisions.
Mentor scales AMS cloud verification to 10,000 cores
Tests on Microsoft Azure's cloud have shown Mentor's AMS simulation tools can run across thousands of processors with near-linear scaling.
Calibre scales to 4000 nodes for faster sign off in the cloud
AMD used Calibre with optimisations implemented for cloud support to slash runtimes on high-end server processor designs.
PLATINUM SPONSORS
View All Sponsors