Latest

EDA

  1. Pattern matching DRC featured image
    Article How to use pattern matching to improve automatic waiver management

    Fab and IP vendor collaboration is making pattern matching-based libraries a vital component of DRC accuracy and efficiency. Learn how to take advantage.

  2. Article Placement optimizations push power and clock on Cortex-M7 project
  3. Article Accelerating ‘time to prototype’ with ProtoCompiler

PCB

  1. Bundles help group signals on package pinouts
    Article Multi-fabric planning for more efficient PCB design

    A coordinated design methodology fine-tunes chip-to-package PCB layout and routing that involves high-integration devices.

  2. Article The future of thermal simulation for electronics products
  3. Article Zeroing in on the problems of fast board-level interconnect

IP

  1. Prasad Saggurti is the product marketing manager for embedded memory IP at Synopsys.
    Expert Insight Six key criteria for deciding to migrate to a finFET process

    Moving to a finFET process means considering process readiness, cost and yield, as well as the traditional power, performance and area advantages

  2. Expert Insight Using standardized design flows to cut time to tape-out – and speed design-flow evolution
  3. Article Using Ethernet in automotive networks

Embedded

  1. ZeBu server
    Article Hybrid emulation for development, validation and verification

    This article introduces hybrid emulation, a combination of emulation and virtual prototypes, and its application to tasks such as architecture validation, early software development and software-driven verification.

  2. Article The evolution of software debug using hardware emulators
  3. Expert Insight Prototypers get faster route to first clock tick

Briefing

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors