Latest

Win on the fault campaign trail with formal

How formal verification for the ISO26262 automotive functional safety delivers the full activation, propagation, and observation in the form of proven and exhaustive results.

Guides

  • Portable stimulus

    EDA - Standards, Technologies

    Accellera’s Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.

  • Dynamic power optimization

    EDA - Techniques

    FinFETs present a number of problems with respect to dynamic power consumption. Design techniques are being re-evaluated to deal with the issue.

  • Monolithic 3DIC for SoC

    EDA - Technologies

    Monolithic 3DIC integration may provide a viable alternative to conventional 2D scaling for SoCs if manufacturing problems can be overcome.

Expert Insights

Rahul Chirania

Verifying clock domain crossings in UPF-based low-power SoCs

Rahul Chirania is a staff applications engineer with the static verification team at Synopsys.

The verification challenges of using low-power design techniques to enable advanced power-management strategies in complex SoCs.

Morten Christiansen

Understanding USB 3.2 and Type-C

The basics of USB 3.2, how to implement it in an SoC, and how USB Type-C connectors and cables are used in USB 3.2 systems.

Philip Vanness

8.8 billion miles to verify

How the digital twin can fuel automotive verification flows impossible in the real world.

EDA

  1. Allen Watson of Synopsys
    Expert Insight An open-source framework for greater flexibility in machine-learning development

    Exchange frameworks are emerging to make it easier for neural-network developers to swap between development environments.

  2. Article How Starblaze combined simulation and emulation to design SSD controller firmware
  3. Expert Insight EUV’s arrival demands a new resolution enhancement flow

PCB

  1. PCI_Express_logo
    Article Tackling the design challenges of PCIe 5.0

    Moving up to PCIe 5.0 speeds demands rethinking everything from silicon design through choice of PCB material and connectors up to track layout and validation.

  2. Article How Channel Operating Margin helps Gigabit Ethernet PCB analysis
  3. Expert Insight The Wally Rhines interview – Part Two: AI, automotive and security

IP

  1. Article The antifuse advantage for one-time programmable non-volatile memory

    Antifuse-based OTP NVM is highly scalable, has the area efficiency to enable macros  of megabit capacities, and offers low read power.

  2. Expert Insight Why AI needs security
  3. Article Using threat models and risk assessments to define device security requirements

Embedded

  1. Gordon Cooper
    Expert Insight Flexible embedded vision processing architectures for machine-learning applications

    Machine-learning strategies for embedded vision are evolving so quickly that designers need access to flexible, heterogenous processor architectures that can adapt as the algorithms evolve.

  2. Article Managing the evolving architecture of integrated ADAS controllers
  3. Article Bringing Ethernet time-sensitive networking to automotive applications

Briefing

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors