Latest

EDA

  1. Mark Handover is an applications engineer with Mentor Graphics
    Expert Insight Back to basics – doing formal the right way

    Considering design style, assertions, engines and coverage can help ease the development of an effective formal verification test plan

  2. Expert Insight Applying agile techniques to IC design
  3. Article Verifying MIPI interfaces in SoCs

PCB

  1. Simulated eye diagram of PAM3 signal for automotive Ethernet
    Article Simulation predicts performance of automotive Ethernet

    Ethernet is set to become one of the key communications standards for automotive. Early system-level simulation lets designers gauge performance before moving to hardware prototypes.

  2. Article Eight steps for efficient PCB manufacturing and assembly – Part Two
  3. Article Eight steps for efficient PCB manufacturing and assembly – Part One

IP

  1. Formality featimg
    Article Fixing late ECOs in ARM core subsystems at STMicroelectronics

    Using equivalence checking to validate ECOs in ARM core subsystem development at STMicroelectronics

  2. Article Developing and integrating configurable GPU IP using FPGA-based prototyping
  3. Expert Insight Neural networks bring advanced object detection to embedded vision

Embedded

  1. Evaluation board used by TI for testing the CTPL library
    Article Handling power dropouts in MSP430 energy-harvesting designs

    Software for energy-harvesting designs needs to cope with sudden power failures. FRAM storage can reduce the power and performance penalties of full resets.

  2. Article Cortex-A72: microarchitecture tweaks focus on efficiency
  3. Expert Insight Design reaches out from the edge

Briefing

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors