Latest

Emulation save-and-restore debug featured image

Hardware emulation gets smarter with save-and-restore for debug

Techniques previously unavailable during ICE or testbench acceleration can now greatly speed emulation debug in those modes.

Guides

  • Portable stimulus

    EDA - Standards, Technologies

    Accellera’s Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.

  • Dynamic power optimization

    EDA - Techniques

    FinFETs present a number of problems with respect to dynamic power consumption. Design techniques are being re-evaluated to deal with the issue.

  • Monolithic 3DIC for SoC

    EDA - Technologies

    Monolithic 3DIC integration may provide a viable alternative to conventional 2D scaling for SoCs if manufacturing problems can be overcome.

Expert Insights

Dana Neustadter

Protecting content transmitted over USB Type-C connections

Dana Neustadter is a senior manager of product marketing for Synopsys’ Security IP solutions.

SoC developers who want to use USB Type-C in their designs will have to implement HDCP 2.2 content protection so that the target devices will be able to play protected content.

John Wilson and Karim Segond

Cooling power electronics at room level

German consultancy E-Cooling describes its strategy for thermal and airflow analysis.

Michael Thompson

Building processors to enable intuitive human-machine interaction

The increasing complexity of human-machine interfaces is challenging processor designers to produce the necessary performance within a limited power budget

EDA

  1. Ashish Darbari is director of product management at OneSpin Solutions.
    Expert Insight Introducing Doc Formal: the journey so far

    Our new columnist introduces himself and traces the progress of formal verification over the last two decades. Join the discussion.

  2. Expert Insight The Wally Rhines interview – Part Two: AI, automotive and security
  3. Expert Insight The Wally Rhines interview – Part One: Mentor as a Siemens business

PCB

  1. Danit Atar is a senior marketing programs specialist at Mentor Graphics
    Expert Insight A reliability checklist for the Connected World

    Reliability is growing to match security as a key challenge for PCB design. These tools and techniques will help you rise to it.

  2. Article Noise and manufacturing concerns control design for power-module makers
  3. Expert Insight Where tools end and best practices begin

IP

  1. John Swanson John Swanson is senior marketing manager for DesignWare IP at Synopsys.
    Expert Insight Building faster data centers with 25G Ethernet

    The rising bandwidth demands of data centres have driven the development of 25G Ethernet, which will also form a pathway to 100G.

  2. Article Teaching computers to recognize a smile (or frown, or grimace or…)
  3. Expert Insight An accelerated approach to achieving automotive safety with ASIL D

Embedded

  1. Visual: cars speeding along a road
    Article Accelerating the development of powertrain ECUs with virtual hardware

    How virtual hardware can speed up many aspects of automotive system development, including architectural analysis, software development and verification

  2. Article Reducing the power consumption of USB Type-C digital headsets
  3. Article Cache-coherency checks call on portable stimulus

Briefing

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors