Latest

Protocol Driven Datapaths

Extend formal property verification to protocol-driven datapaths

Learn how planning and upfront knowledge of the challenges ahead can open up what has seemed a challenging task.

Guides

  • Portable stimulus

    EDA - Standards, Technologies

    Accellera’s Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.

  • Dynamic power optimization

    EDA - Techniques

    FinFETs present a number of problems with respect to dynamic power consumption. Design techniques are being re-evaluated to deal with the issue.

  • Monolithic 3DIC for SoC

    EDA - Technologies

    Monolithic 3DIC integration may provide a viable alternative to conventional 2D scaling for SoCs if manufacturing problems can be overcome.

Expert Insights

Ashish Darbari

Doc Formal: Harness the power of invariant-based bug hunting

Ashish Darbari is CEO of formal verification consultancy Axiomise.

Ashish Darbari describes a formal technique that fuels a rapid, predictable and highly effective methodology.

Lauro Rizzatti

Cutting through the AI hype with OneSpin’s Raik Brinkmann

Lauro Rizzatti gets a reality check on AI for both design tools and designs themselves from the formal verification specialist.

Steve Mensor

How eFPGAs will help build the brave new world of AI

Artificial intelligence and machine learning require the performance and flexibility offered by embedded FPGA (eFPGA) technology.

EDA

  1. Two wafers fabbed at Imec
    Article 3DIC technology provides performance boosts

    3D integration technology has split into a number of different approaches, each of which brings a different combination of benefits in terms of performance.

  2. Expert Insight Doc Formal: My 10 golden rules
  3. Expert Insight How hardware emulation helps drones take flight

PCB

  1. PCI_Express_logo
    Article Tackling the design challenges of PCIe 5.0

    Moving up to PCIe 5.0 speeds demands rethinking everything from silicon design through choice of PCB material and connectors up to track layout and validation.

  2. Article How Channel Operating Margin helps Gigabit Ethernet PCB analysis
  3. Expert Insight The Wally Rhines interview – Part Two: AI, automotive and security

IP

  1. VR headset
    Article Keeping up with the bandwidth demands of embedded displays

    Increasing resolutions and rising frame rates are making it more challenging than ever to drive embedded displays effectively.

  2. Article Driving 4K smartphone and AR/VR device displays
  3. Expert Insight Optimizing power and performance trade-offs in CNN implementations for embedded vision

Embedded

  1. Michael Thompson is the senior manager of product marketing for the DesignWare ARC processors at Synopsys
    Expert Insight Bringing AI into our lives

    Using specialised processors to implement key AI computation tasks such as CNNs.

  2. Article Using hardware secure modules to protect SoCs
  3. Article Choosing between DDR4 and HBM in memory-intensive applications

Briefing

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors