thyristor


January 28, 2020

Earlier latch-up prevention with topology-based analysis

By analyzing topology during the schematic design phase, you can detect latch-up issues before post-layout ERCs and avoid late stage revisions.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors