Tech Design Forum
Briefing
latchup
latchup
July 28, 2021
Automate latchup verification for 3DIC
A Siemens white paper describes a way of automatically deriving information from 2.5D/3DIC designs to streamline latchup design-rules verification.
Article | Topics:
Blog - EDA
| Tags:
2.5DIC
,
3DIC
,
chiplet
,
DRC
,
latchup
| Organizations:
Siemens EDA
January 28, 2020
Earlier latch-up prevention with topology-based analysis
By analyzing topology during the schematic design phase, you can detect latch-up issues before post-layout ERCs and avoid late stage revisions.
Article | Topics:
DFM
,
Blog - EDA
,
- Verification
| Tags:
calibre
,
electrical rule check
,
latchup
,
physical verification
,
reliability analysis
,
schematic
,
SCR
,
thyristor
,
topology
| Organizations:
Siemens EDA
Briefing Topics
EDA
DFT
Electrical Design
Embedded
IP
PCB
Expert Insights
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search