What can you add to a challenging project without pushing out deadlines and muddling communication?
How code coverage and reachability analysis differ between simulation and formal verification techniques, and ways to use that to advantage.
Many IoT applications have a very strict energy budget. SoC designers targeting the IoT have to trade off providing the features that the market demands with the power budget the applications demand. What are their options?
Dr Walden Rhines, Mentor Graphics chairman and CEO, looks forward to the trends that will shape 2016 in the semiconductor industry.
Using formal property verification to prove that SoCs can’t do the wrong thing, as well as that they will do the right thing.
Dr Walden Rhines, chairman and CEO of Mentor Graphics, opens a two-part analysis by looking back at the dominant design and business trends in 2015.
Behind the drivers for memory BIST innovation in areas such as power-on self-test, destructive and non-destructive techniques, and faster memory repair.
Achieving IoT security means addressing every link in the chain, from the quality of your application code to embedding a root of trust in the hardware.
Although FastSPICE simulators are in almost every design flow, requirements are moving beyond the capabilities they can provide. Parallel processing provides a solution.
Verification IP can help verify that memory-controller implementations meet standards; test an implementation against specific memories; and drive traffic for SoC verification and power analysis. Here's how to choose it.
View All Sponsors