Expert Insights

Ashish Darbari  |  December 5, 2017

Doc Formal: the crisis of confidence facing verification III

Ashish Darbari concludes his series on the need for new verification strategies by considering Debug and Signoff & Review.
Richard Pugh  |  December 4, 2017

Data-hungry applications demand emulation

Richard Pugh shows how the fast-growing market for drone silicon highlights emulation's power where high data volumes are critical.
Topics: EDA - Verification  |  Tags: , , , , , , ,   |  Organizations:   |  
Ashish Darbari  |  November 29, 2017

Doc Formal: The crisis of confidence facing verification II

In part two of this series, Ashish Darbari introduces a checklist to address verification challenges and build the meta model.
John Ferguson  |  November 24, 2017

Assessing the true cost of node transitions

John Ferguson reviews the key capital metrics you need to review when deciding whether to move to a new process.
Rich Collins  |  November 6, 2017

Fighting the war of escalation in embedded systems security

The challenge for designers is to find ways of providing high levels of security in low-cost devices that have become worthwhile targets because of their role as gateways to more valuable information.
Topics: Embedded - Architecture & Design, IP - Selection  |  Tags: , ,   |  Organizations:   |  
Ashish Darbari  |  October 31, 2017

Doc Formal: The crisis of confidence facing verification

Why is verification still such a challenge in spite of all the technologies and techniques being brought to bear
Michael Chen  |  October 14, 2017

Making security a profit center for silicon

The assumption has been that extra security eats into profit margins. But with some lateral thinking it can actually improve the bottom line.
Ashish Darbari  |  August 31, 2017

Doc Formal: The evolution of formal verification – Part Two

Doc Formal concludes his introduction to formal verification with a practitioner's view of the technology.
Pedro Ricardo Miguel  |  August 7, 2017

Supporting higher-resolution displays without major system redesign

Using VESA's Display Stream Compression (DSC) standard to enable visually lossless performance and low latency for ultra-high-definition displays.
Topics: Embedded - Architecture & Design, IP - Assembly & Integration  |  Tags: , , , , ,   |  Organizations: , ,   |  
Ashish Darbari  |  July 21, 2017

Doc Formal: The evolution of formal verification – Part One

Doc Formal begins a two-part series by describing the solid and well-established foundations of formal verification.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors