logical verification

September 8, 2022

Module verification demands integrated DRC and LVS

The system-in-package and module trends in system design promote bringing together physical (DRC) and electrical (LVS) verification.

Article | Topics: Blog - EDA, - Verification | Tags: chip-package integration, chiplet, DRC, electrical verification, logical verification, LVS, module, physical verification, SIP | Organizations: Siemens EDA

PLATINUM SPONSORS

Synopsys

Cadence Design Systems

Siemens EDA

View All Sponsors