How to leverage a simpler, standardized approach to describing generic and reusable stimulus sequences for verification IP.
Using triple modular redundancy, error detection and correction, and ‘safe’ FSMs to ensure greater functional safety in FPGA-based designs
Established physical layer verification IP packages focus so much on protocols they miss problems that arise from the broader context. A PHY verification kit bridges the gap.
Using equivalence checking to validate ECOs in ARM core subsystem development at STMicroelectronics
- Expert Insight Speeding AMS verification by easing simulation debug and analysis
- Expert Insight Processor configuration for low-power IoT applications
- Article FPGA design for functional safety
View All Sponsors