design management

December 4, 2023

EMA spins off IP, content and services activities

EMA Design Automation to launch sister company, Accelerated Designs, to help clients streamline processes, cut manual effort, and connect data.
Article  |  Topics: Blog - EDA, IP  |  Tags: ,   |  Organizations:
September 28, 2023

Shift left: what it does and how to make it happen

Get to know more on the specific benefits of shift left and how to achieve easy adoption.
August 8, 2023

Catch up with the state-of-the-art in ‘shift left’

Just how much of the flow has already has 'shift left' benefit and what is fueling further progress.
June 20, 2023

Maximize manufacturing execution with HPC

Single-device tracking in the chiplet and multi-chip age needs a boost to deliver accuracy and greater production efficiency.
May 30, 2023

Charting the path for machine learning in functional verification

A comprehensive review of ML's potential and its current use identifies challenges ahead.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , ,   |  Organizations:
January 31, 2023

Siemens harnesses machine learning for more comprehensive verification

As first silicon success declines, new software aims to provide a more holistic view of coverage data from multiple sources.
Article  |  Topics: Blog Topics  |  Tags: , , , , ,   |  Organizations:
November 4, 2021

Design management survey points to more tactical cloud EDA

Cloud computing is gaining ground in EDA but close to a third of organizations are planning to stay with on-premises computing for the foreseeable future, according to a survey commissioned by IC Manage.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
October 22, 2021

Digitalization beyond the enterprise

What companies do internally to digitalize matters, but so does using the concept to optimize their supply chain with partners.
February 15, 2021

Getting a RISC-V embedded toolchain in place

A new white paper reviews the history of the open-source platform and provides guidance on best practice development for embedded.
Article  |  Topics: Blog - Embedded, - Next Generation Design, Standards  |  Tags: , ,   |  Organizations: ,
December 4, 2020

Analog surges as cause of IC respins (Wilson Functional Verification 2020 – Part Three)

Study may point to new challenges in more bidirectional AMS implementations on SoC-class designs, though formal and emulation help keep respin count in check.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors