Expert Insights - EDA

Ashish Darbari  |  August 14, 2018

Doc Formal: Achieving exhaustive formal verification of packet-based designs

Ashish Darbari breaks down formal's value to this challenging verification task with code examples and reference to VC Formal from Synopsys.
Dina Medhat  |  August 13, 2018

Managing waivers in reliability verification

Dina Medhat describes what you need to know about the types of waiver strategy that can be applied.
Ashish Darbari  |  July 23, 2018

The budget case for formal verification

Doc Formal sets out the 10 cost points in verification that formal will help you control and reduce.
Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:   |  
Sean Safarpour  |  July 17, 2018

Formal fundamentals: what’s hiding behind your constraints

Effective formal verification demands striking a careful balance in the use of constraints – too many slows things down, but too few may let bugs slip through.
Andy Ladd  |  June 18, 2018

Power analysis isn’t just for battery-operated products

Andy Ladd highlights the wide range of peak-power concerns around plugged-in devices.
Vijay Chobisa  |  June 11, 2018

How emulation’s SoC and SoS advantages begin with transaction-based co-modeling

An introduction to how virtual emulation has fueled the application of co-modeling for complex design verification.
Ashish Darbari  |  May 8, 2018

Doc Formal: Harness the power of invariant-based bug hunting

Ashish Darbari describes a formal technique that fuels a rapid, predictable and highly effective methodology.
Lauro Rizzatti  |  May 4, 2018

Cutting through the AI hype with OneSpin’s Raik Brinkmann

Lauro Rizzatti gets a reality check on AI for both design tools and designs themselves from the formal verification specialist.
Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:   |  
Steve Mensor  |  April 23, 2018

How eFPGAs will help build the brave new world of AI

Artificial intelligence and machine learning require the performance and flexibility offered by embedded FPGA (eFPGA) technology.
Guido Groeseneken  |  April 17, 2018

Reliability research helps to create new technologies

Insights from research into reliability at Imec led to self-learning chips, security technologies, and finFET biosensors.
Topics: EDA - DFM  |  Tags: , , , , ,   |  Organizations:   |  

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors