machine learning

May 5, 2022

DAC returns to SF for in-person event

DAC returns to San Francisco in July for its 59th year as a purely in-person event.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
March 2, 2022

Synopsys talks AI in verification at DVCon

Synopsys R&D vice president Manish Pandey described the ways in which the tools supplier has harnessed machine learning so far to gain speedups and improvements in coverage.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
October 27, 2021

DVCon Europe explores pitfalls and possibilities of AI for verification

In a panel at this week’s DVCon Europe, experts described a number of issues facing teams looking to incorporate machine learning in logic verification flows and why some of those efforts will not pay off while others succeed.
October 26, 2021

Arm accelerates library verification with Solido ML

Arm has used machine-learning tools supplied by the Solido group at Siemens Digital Industries Software to speed up IP validation runtime a thousand-fold compared to conventional statistical methods.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations: ,
October 18, 2021

DAC prepares for winter show

The program for the 58th Design Automation Conference, which returns to a physical format in December, is online and is running its I Love DAC promotion for free access until the end of this month.
September 13, 2021

Cadence organizes on-device AI into three families

Cadence has organized its machine-learning platforms into three families intended to cover a wide range of on-device AI applications.
Article  |  Topics: Blog - IP  |  Tags: , , ,   |  Organizations:
August 5, 2021

Keynotes for DVCon Europe announced

DVCon Europe has announced its first two keynote speakers, who will cover the topics of AI and the role of virtualisation in ADAS design and implementation
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations: ,
July 22, 2021

Cadence uses reinforcement learning to tune flow

Cadence has launched a tool that the company claims can speed up implementation by applying machine learning across the flow.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
June 14, 2021

AI’s design speedups, with and without machine learning

At the VLSI Symposia, researchers described how AI hardware could help dramatically accelerate analog and digital design and not all of it directly through machine learning.
June 9, 2021

Xilinx retools Versal for high-end edge AI

Xilinx has reworked its Versal FPGA for edge-AI applications.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors