machine learning

July 4, 2019
DVCon US logo (Accellera)

DVCon US and India chapters issue calls for submissions

The Bangalore conference has issued a last-minute call for panel proposals as technical paper submissions for the US edition get set to open next week.
July 3, 2019
IBM Q

Roadmapping the quantum realm

The US Quantum Economic Development Consortium is looking to stimulate a supply chain and technology infrastructure for quantum computing, with more about its efforts due to come out in the next few days.
July 2, 2019

Verifying in an HLS context for AI and ML designs

A SystemC/C++ app from a library that extends the OneSpin 360 DV-Verify platform was used by ML IP specialist NanoSemi on a 5G/WiFi project.
June 28, 2019

Mentor looks to AI, cloud and the digital twin

Mentor's Joe Sawicki talks to TDF about the growing importance of system-level simulation and the long-term impact of AI and cloud on EDA.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , ,   |  Organizations:
June 27, 2019

Building an ecosystem around HLS for AI and ML designs

Mentor's AI Accelerator Ecosystem adds reference designs, libraries and other forms of support around its Catapult HLS platform.
June 13, 2019

The road to ES Design West: AI

AI, its system design implications and its impact on EDA tools themselves will be a key theme for ES Design West next month.
June 12, 2019

Energy-efficient implementation of machine-learning algorithms for IoT

White paper goes from general principles through to worked examples of efficient machine-learning algorithm implmentations on dedicated processor IP.
Article  |  Topics: Blog - IP, - Technical Articles  |  Tags: , , ,   |  Organizations:
June 4, 2019

Two-year surge is no blip – Wally Rhines

Wally Rhines, CEO Emeritus of Mentor, a Siemens business, delivered a bullish prognosis for the semiconductor and EDA sectors in a talk at the beginning of the Design Automation Conference in Las Vegas this week.
June 3, 2019

Analyst: China’s foreign EDA thirst to grow despite trade tensions

Analyst Rich Valera points to China as a major source of EDA tool growth despite short-term tensions with the US government.
May 29, 2019

Synopsys introduces fast full-chip yield analysis and optimization tool

Synopsys has released PrimeYield, a tool for analysing and optimizing the yield of a design before it is made.
Article  |  Topics: Product  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors