January 21, 2019
Data-centre networking chip goes through full-chip design rule checking and layout-versus-schematic signoff on TSMC's 16nm finFET process in a day.
January 21, 2019
Physical verification challenge of large SoCs on leading-edge processes detailed in video series
June 20, 2018
Mentor will be present throughout the DAC program but with a particular focus on machine learning, artificial intelligence and automotive challenges.
June 19, 2018
Early users of the new P&R integrated physical verification tool say time-to-sign-off was cut by 40% and above.