SoC

March 21, 2017

ARM to re-spin Cortex for AI and servers

ARM has pulled together a number of forthcoming changes to its Cortex processor and Big-Little cluster architectures under the umbrella title DynamIQ, claiming they will support the increasing use of AI algorithms in servers and embedded control.
Article  |  Topics: Blog - IP  |  Tags: , , , , ,   |  Organizations:
November 9, 2016

Multicore standard works on fast communications

Work by the Multicore Association to provide a standard way for applications running on different processors to communicate with each other is leading to active implementations.
Article  |  Topics: Blog - Embedded  |  Tags: , , , , ,   |  Organizations:
October 13, 2016

ESD Alliance to describe system shift at DVCon Europe

Electronic System Design Alliance executive director Bob Smith is to be be the keynote speaker during the DVCon Europe gala dinner.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , , , ,   |  Organizations:
October 11, 2016

Achronix moves into embedded FPGA

Achronix has decided to offer the FPGA technology it has developed as a set of embeddable cores.
Article  |  Topics: Blog - IP  |  Tags: , , , , ,   |  Organizations:
December 11, 2015

IEDM keynote: cost scaling will swap architectural changes for area

According to ARM's Greg Yeric in his keynote at IEDM, even with cost improvements for multiple patterning, fewer designs will see the benefit of further silicon node scaling. Savings will come from design.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , , ,   |  Organizations:
June 10, 2015

SoC verification ‘should use software more’

Verification of SoCs can't be done by adapting IP-level strategies - it'll take a much greater interaction with software, and the use of a shared language
May 18, 2015

Sonics readies fine-grained power-gating architecture

Sonics is moving into power management with an approach intended to substantially automate much of the job of building finely grained power-gated SoCs.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
May 11, 2015

VLSI Symposia delve into future process choices

Intel 14nm finFET SoC process is among the highlights of the 2015 VLSI Symposia alongside research that looks at the integration of III-V and 2D materials for future processes.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , , ,   |  Organizations: , , ,
September 17, 2014

New flows needed for the ‘insects of the SoC world’

Chris Rowen, CTO of the IP group at Cadence Design Systems, expects the internet of things (IoT) to cause a split in approaches to SoC design, one of a set of predictions about the nascent market.
Article  |  Topics: Blog - EDA, Embedded, IP  |  Tags: , , , , ,   |  Organizations:
September 11, 2013

Intel tips 14nm processor, Quark core and SoC licensing plans

In a keynote at the Intel Developer Forum, CEO Brian Krzanich said the company would start making 14nm processors by the year end and confirmed intel would license SoC designs to be fabbed by other companies.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , , , , ,   |  Organizations:

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors