Papers presented at the recent IRPS conference showed the growing importance of lifetime monitoring to the problem of handling components as they age.
UltraSoC and Agile Analog have teamed up to build an infrastructure that can help guard against physical attacks on SoCs.
UltraSoC has kicked off a collaboration with PDF Solutions to build a system better able to use runtime information to identify devices that are likely to fail in the field and so reduce the impact of product recalls.
This week’s RISC-V Summit in California has seen an expansion to the open-source portfolio being built around the architecture as well as increased support from software vendors such as Wind River.
UltraSoC has developed a bus monitor that will terminate transactions if it detects behavior that breaks rules set by a system designer.
UltraSoC has increased the capacity of its embedded analytics architecture to encompass large-scale manycore architectures.
Following deals with Imperas and Percepio, UltraSoC has released an IDE aimed at debug, run control, performance tuning and runtime analytics for SoC development.
Andes Technology has expanded support for its RISC-V processor cores through deals with Imperas and UltraSoC.
UltraSoC has released its first implementation of processor trace for cores based on the RISC-V instruction set.
The RISC-V workshop in California at the end of November 2017 provided the opportunity for Western Digital to commit its own work on processors for internal use to the open-source architecture and for the ecosystem of off-the-shelf cores and tools to expand.
View All Sponsors