5G

March 19, 2020

Deploying pre- and post-silicon verification and test for 5G designs

A flexible and still evolving range of 5G standards requires methodologies that can handle massive test.
March 4, 2020

CEVA splits vectors for more efficient 5G

CEVA has reworked its XC architecture to provide what the company claims is the kind of performance boost needed to handle phase-two 5G applications once Release 17 rolls out.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
July 2, 2019

Verifying in an HLS context for AI and ML designs

A SystemC/C++ app from a library that extends the OneSpin 360 DV-Verify platform was used by ML IP specialist NanoSemi on a 5G/WiFi project.
December 4, 2018

Achronix builds machine learning IP into eFPGA

Achronix has incorporated direct support for machine learning into the latest version of its eFPGA architecture.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
November 7, 2018

Symphony raises crescendo for AMS simulation

Mentor's updated AMS platform claims performance boost by obviating 'legacy' technology.
August 1, 2018

Mentor as a maturing Siemens business: 1. Acquisitions

Mentor has added three companies since its acquisition a little over a year ago - and there's method to this buying spree.
July 16, 2018

Embedded FPGAs start to take hold in SoC

The embedded FPGA is beginning to find a market, with communications leading the way but machine learning likely to drive further adoption.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , ,   |  Organizations: ,
June 27, 2018

EDA needs to work on the back end, says Qualcomm

It’s the back-end that needs work as system-level considerations begin to dominate design, Qualcomm’s vice president of engineering said at DAC.
Article  |  Topics: Blog - EDA, PCB  |  Tags: , , , , ,   |  Organizations:
April 5, 2018

Mentor aims to grow emulation with lower gate-count hardware

Strato emulator family adds modular boxes that can build from 640K and 1.25B gate-counts for automotive, mil/aero markets and 'digital twin' strategies.
Article  |  Topics: Blog - EDA, - Verification  |  Tags: , , , , , , ,   |  Organizations:
February 22, 2018

Neural networks and vector processors deployed by Ceva for 5G handsets

Ceva has decided to include neural network, vector processing and customized instruction sets in an IP platform for 5G NR terminals.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors