Tech Design Forum
Briefing
RDL
RDL
July 19, 2021
Chiplet design raises big questions
Building products using chiplets involves more than treating them as hard IP cores. Many open questions surround the field, explored by panelists in a MEPTEC conference online.
Article | Topics:
Blog - EDA
,
IP
,
PCB
| Tags:
chiplet
,
RDL
,
silicon interposer
,
SIP
,
SoC
| Organizations:
Broadcom
,
Intel
,
Marvell
,
MEPTEC
January 19, 2021
Design house recommends earlier start to flip-chip bump layout
Design-services company Sondrel is recommending teams start earlier on package design to avoid delays after IC tapeout.
Article | Topics:
Blog - EDA
,
PCB
| Tags:
chip-package integration
,
packaging
,
RDL
| Organizations:
Sondrel
Briefing Topics
EDA
DFT
Electrical Design
Embedded
IP
PCB
Expert Insights
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search