standards

March 4, 2024

Latest version of Verilog-AMS ready for release

The board of directors of Accellera Systems Initiative has approved the 2023 edition of the Verilog-AMS standard for release.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:
October 16, 2023

Accellera updates portable stimulus standard

Accellera ’s board of directors has approved the version 2.1 of the Portable Test and Stimulus Standard.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations:
January 18, 2023

Accellera forms CDC working group and takes security standard to IEEE

Accellera has formed a clock-domain crossing working group and has also passed its security-annotation standard to the IEEE.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , ,   |  Organizations: ,
August 3, 2022

Accellera attempts to standardize CDC data

Accellera is on the first stage of setting up a working group to create a standard for exchanging information on clock domain crossing checks.
Article  |  Topics: Blog Topics, Blog - EDA, IP  |  Tags: , , ,   |  Organizations: ,
April 28, 2022

Go inside proposals for common chiplet models

Chiplets will need models to guarantee heterogenous SiP implementation. A cross-industry working group describes its progress so far.
April 15, 2021

Portable stimulus moves to version 2.0

The Accellera board has approved version 2.0 of the Portable Test and Stimulus Standard.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations:
April 7, 2021

Accellera publishes security standard draft

Accellera has published the version 1.0 draft of the proposed Security Annotation for Electronic Design Integration standard.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations:
July 23, 2020

Accellera IP security group expects standard by year end

The chair of Accellera’s IP security assurance working group expects the draft standard for hardening hardware core to be out by the end of the year.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
March 19, 2020

Deploying pre- and post-silicon verification and test for 5G designs

A flexible and still evolving range of 5G standards requires methodologies that can handle massive test.
February 18, 2020

Accellera moves to working-group stage for functional-safety standard

Accellera has set up a working group with the aim of developing interoperability standards for functional safety.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors