deep learning

December 1, 2022

Identifying AI opportunities in PCB design

The key to exploiting AI is being clear about where its family of technologies can help to improve and democratize design.
May 6, 2020

Ultrawide neural engine fills a hole

Centaur opted for a superwide SIMD engine in an accelerator for a multicore x86 aimed at edge server applications that could take full advantage of spare die area.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
October 22, 2019

Semicon Europa adds design and smart-transportation seminars

The ESD Alliance is adding design and transportation-systems streams to the Semicon Europa 2019 show.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , , , , , ,   |  Organizations:
February 25, 2019

China Focus 2: The Design Dilemma

Do China's ambitions as a world-class innovator face fundamental challenges as a result of the sector's existing economic infrastructure?
February 11, 2019

DVCon USA 2019 preview: Mentor

DVCon USA is coming soon. Mentor's 2019 involvement includes a keynote from parent Siemens and a tutorial on managing your formal verification processes.
October 31, 2018

Cadence adds deep-learning support to audio DSP

Cadence has added direct support for neural networks to the latest iteration of its DSP cores aimed at audio systems.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , ,   |  Organizations: ,
September 19, 2018

Cadence culls zeroes for faster neural throughput

Cadence has launched an AI processor using an designed to take advantage of the sparse structure of typical deep neural networks.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:
June 21, 2018

AI is all about low-energy hardware says Dally

For nVidia chief scientist and Stanford professor Bill Dally, now is a great time to be involved in hardware design, thanks to the rise of AI.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , , , , , ,   |  Organizations: ,
April 11, 2018

Tensilica DSP extends pipeline for performance

Cadence Design Systems’ Tensilica division has launched a variant of its Vision P6 processor core to tackle embedded designs that need to run a mixture of imaging and deep learning-type algorithms.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
February 13, 2018

Arm readying AI processor to catch up with ‘surprising’ demand

By the middle of this year Arm intends to deliver a processor designed specifically for deep-learning pipelines in edge devices, to capitalize on a move away from cloud computing for image and voice recognition.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors