Archives

UltraSoC has kicked off a collaboration with PDF Solutions to build a system better able to use runtime information to identify devices that are likely to fail in the field and so reduce the impact of product recalls.

Mythic will use the Mentor tools for its analog-targeted intelligence processing units.

Arm has launched a pair of cores intended to bring acceleration for machine learning to its Cortex-M series of processors.

Deadlock is hard to detect even though there are formal strategies for doing so. But wouldn't it be better if you could automate that work? Now you can.

By analyzing topology during the schematic design phase, you can detect latch-up issues before post-layout ERCs and avoid late stage revisions.

SureCore has started running 30-day trials of its low-power memory compiler.

The parser specialist has built a loyal fanbase across the electronics system design infrastructure with users now lining up to mark its 20th birthday.

IEDM late last year showed how MRAM is being prepared for both FD-SOI and advanced finFET nodes.

Partnership combines Siemens PAVE 360 digital twin with ARM IP, including dedicated automotive offerings, to speed and streamline design toward Level 5.

Case study describes how RF/AMS specialist used Calibre RealTime Digital within its flow for a high-end DSP SoC.