yield analysis


February 14, 2020

Debug connects with manufacturing test to cut product recall costs

UltraSoC has kicked off a collaboration with PDF Solutions to build a system better able to use runtime information to identify devices that are likely to fail in the field and so reduce the impact of product recalls.
Article  |  Topics: Blog - IP  |  Tags: , ,   |  Organizations: ,
May 29, 2019

Synopsys introduces fast full-chip yield analysis and optimization tool

Synopsys has released PrimeYield, a tool for analysing and optimizing the yield of a design before it is made.
Article  |  Topics: Product  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors