EDA

Mentor executive, former Design Automation Conference chair and Tech Design Forum journal founder to receive Marie R. Pistilli Award at DAC 2018.

Cooperation in key verticals such as automotive and changes for DAC as well as global conference outreach underpin EDA association's move.

Cadence Design Systems has made enhancements to its Virtuoso mixed-signal layout tool at both the system-level and nanometer-design levels for its 18.1 release.

DAC in June will feature a series of keynotes and technical sessions on machine learning and AI for both target applications and in the design process itself.

PDK enables photonics prototyping on MPW runs and compatibility with volume production at STMicroelectronics at Crolles.

Strato emulator family adds modular boxes that can build from 640K and 1.25B gate-counts for automotive, mil/aero markets and 'digital twin' strategies.

LSG generates random design-like test vehicles to enable more detailed pre-ramp analysis for incoming nodes.

June's Symposia on VLSI Technology & Circuits will bring together a number of industry trends that extend from implantable biomedical applications to machine learning and cloud computing under the banner of technologies for ‘smart living’.

DATE highlights for Mentor include a 90-minute workshop on achieving functional safety for autonomous driving.

Cadence and Imec have worked together on a project to tape out a test chip to explore manufacturing and design-rule options for the interconnect on future 3nm processes.