Cadence and Imec have worked together on a project to tape out a test chip to explore manufacturing and design-rule options for the interconnect on future 3nm processes.
We use cookies to help us understand how the website is used and to make on-site navigation easier. If you continue to use this site we will assume that you are happy with it.OkOur privacy policy