Cadence Design Systems

March 12, 2013

EDA sets sail in a ‘sea of processors’

The purchase of Tensilica by Cadence Design Systems could prove the way that EDA and multicore-based system design come together.
March 11, 2013

Cadence to buy Tensilica

Cadence Design Systems has announced on the eve of CDNLive Silicon Valley that it has decided to buy configurable-processor company Tensilica for approximately $380m in cash.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:
February 25, 2013

DVCon: UPF and CPF harmony in low power is only a foundation

As DVCon begins, we interview Cadence's Qi Wang, who has led its efforts to converge the Common Power Format with its rival as the IEEE1801 standard is revamped.
Article  |  Topics: Blog Topics, Commentary, Conferences, Blog - EDA, - Standards  |  Tags: , , , ,   |  Organizations:
February 8, 2013

Cadence buys IP provider Cosmic

Cadence Design Systems is to buy Cosmic Circuits Private Limited, a developer of analog and mixed signal intellectual property (IP) cores.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:
February 6, 2013

GlobalFoundries inks IP deals

GlobalFoundries has signed deals to let the foundry offer power-saving clocks, a massively parallel floating-point processor and interface IP from Rambus. They are "uncommon solutions" to come from a foundry, the company claims.
January 28, 2013

Cadence updates Virtuoso for the 20nm generation

Cadence Design Systems has built into its latest Virtuoso update features designed to tackle the problems of working with the 20nm generation of processes with finer control over layout-dependent effects, double patterning and new types of local interconnect.
December 21, 2012

Samsung lines up tool providers for finFET tapeouts

14nm finFET test-chip designs are moving through Samsung's fab as ARM, Cadence Design Systems and Synopsys continue to check their flows on the new process.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations: , , ,
December 4, 2012

IPSoC: Configurability and the rise of the IP factory

Traditional IP reuse is giving way to configurable, customized cores delivered by semi-automated "IP factory" groups.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations: , , ,
November 27, 2012

Cadence gears up for automotive switch to ethernet

Cadence Design Systems has developed semiconductor IP for the automotive industry's OPEN Alliance to make ethernet the core networking backbone of future motor vehicles.
October 30, 2012

ESL must go ‘pay to play’ for growth: Gary Smith

You can now get a complete system-level flow, but bundling 'free' ESL with RTL tools slows the methodology shift, says the leading design analyst. Meanwhile, Cadence moves into the number two vendor slot, but the battle rages on.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors