R&D multicore processor demonstrates programmable extensions for DSP.
The Multicore Association has started work on the second version of its SHIM performance-modeling standard for SoCs.
The Multicore Association has started work on standardizing a set of APIs that aim to simplify communications between processors in heterogeneous multicore SoCs
ARM and Cadence have signed a deal that provides the IP teams at both companies with access to each other's cores.
ARM CPU chief proposes 'unit of compute' as building block for energy-efficient computation systems
The purchase of Tensilica by Cadence Design Systems could prove the way that EDA and multicore-based system design come together.
View All Sponsors