Cadence Design Systems

June 3, 2013

UPF group moves to consider system-power issues

The group that developed the IEEE 1801 Unified Power Format standard is looking to bringing power modeling and estimation to the system level for version 3.0, due in 2015.
May 20, 2013

Cadence tackles timing signoff with Tempus

Cadence Design Systems has launched a timing-signoff tool that uses parallel processing and place-and-route algorithms to try to speed up time to tapeout.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
May 14, 2013

DAC 2013 Preview VI: CEO ‘visions’ added

Leaders from Cadence, Jasper, Mentor and Synopsys are late additions to DAC 2013, giving 15-minute pre-keynote talks previewing design's next half century.
May 8, 2013

CDNLive EMEA: Embedded processors could surge past mobile at ARM in a few years

ARM could see shipments of embedded processors based on its architecture begin to outpace its rump market in mobile within four years if growth continues at current levels.
May 7, 2013

CDNLive EMEA: Cadence brings IEEE 1801 into simulation update

Cadence Design Systems has decided to embrace IEEE 1801, derived from the Unified Power Format (UPF), providing support alongside the Common Power Format (CPF).
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
May 7, 2013

CDNLive EMEA: Cadence to buy Evatronix

Cadence Design Systems has decided to buy Poland-based IP developer Evatronix as part of a plan to round out its portfolio of interfaces for SoC designs.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
May 7, 2013

DAC 2013 Preview V: Rounding out the keynotes

Cadence-and-Synopsys co-founder and Freescale's new CEO join the DAC 2013 program, while Qualcomm and TI line up to discuss their work in mobile comms as well as taking your questions.
April 29, 2013

CDNLive EMEA looms

CDNLive EMEA opens 6 May, providing delegates with an opportunity to find out what their peers are doing with Cadence Design Systems’ tools in real projects.
Article  |  Topics: Blog - EDA, PCB  |  Tags:   |  Organizations:
March 19, 2013

SoC prototyping ascends the learning curve

Leading vendors and users spoke of the challenges in developing today's SoCs when faced with a plethora of prototyping techniques - and the challenges that remain.
March 13, 2013

On the way to the system of systems

Experts from Cadence and Synopsys talk about the implications for designers of the rise of ‘systems of systems’.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors