Sonics


June 27, 2017

Sonics adds heat-aware DVFS to SoC power controller

Sonics has developed a version of its power-management IP core for SoCs that adds support for dynamic voltage and frequency scaling, along with the ability to tune settings according to temperature.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , , ,   |  Organizations: ,
March 7, 2017

POSTPONED: Get to grips with new PC, monitor energy regs

An ESD Alliance panel on incoming Californian energy regulations originally scheduled for later this month has been postponed.
Article  |  Topics: Blog - EDA, - Standards  |  Tags:   |  Organizations: , , , , , ,
November 17, 2015

Performance and timeout checks added to on-chip network

Sonics has add static performance analysis to its SonicsStudio tool and timeout detection to its SonicsGN network intended to prevent SoCs locking up.
Article  |  Topics: Blog - IP  |  Tags: , ,   |  Organizations:
June 23, 2015

Sonics updates tune memory and link width for speed and power

The latest release of the SonicsGN NoC infrastructure provides speedups for multichannel memories.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
May 18, 2015

Sonics readies fine-grained power-gating architecture

Sonics is moving into power management with an approach intended to substantially automate much of the job of building finely grained power-gated SoCs.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
October 1, 2014

The changes demanded by IoT design

Does the internet of things (IoT) require a change in design techniques? A number of people involved in the EDA industry reckon it does.
December 4, 2012

IPSoC: Configurability and the rise of the IP factory

Traditional IP reuse is giving way to configurable, customized cores delivered by semi-automated "IP factory" groups.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations: , , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors