December 7, 2016
Award-winning paper describes new strategy offering both greater speed and accuracy.
October 17, 2016
Ahead of a tutorial on the technique at DVCon Europe with other EDA experts, Breker's Adnan Hamid talks about the need for portable stimulus in verification.
October 10, 2016
Cadence Design Systems has released a set of ten verification IP packages intended to support a new crop of standard protocols.
September 13, 2016
DVCon Europe this year provides a venue for extending UVM, SystemC and TLM for faster, more effective verification its organizing committee claims.
May 25, 2016
Ahead of June's Design Automation Conference, Agnisys and Semifore have both released tools aimed at reducing the overhead of implementing register-rich SoCs.
March 9, 2016
Mentor Graphics' recent deal with ARM illustrates how proliferation in design is influencing deals between tool and IP vendors.
December 18, 2015
Driving down energy consumption for the IoT, making portable stimulus deliver real benefits and the practical benefts of a globalizing DVCon.
November 16, 2015
Cadence Design Systems has designed its Palladium Z1 emulator to fit into the corporate data-center, improving virtualization and availability aspects of the system’s design.
October 8, 2015
Tech Design Forum talked to the general and program chairs of DVCon Europe about the conference and how it seeks to show the expansion of IC verification methodologies to the system level.
September 25, 2015
DVCon Europe has published the technical program for its upcoming November conference in Munich, Germany.