mixed-signal design

October 29, 2019

Mentor scales AMS cloud verification to 10,000 cores

Tests on Microsoft Azure's cloud have shown Mentor's AMS simulation tools can run across thousands of processors with near-linear scaling.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
April 24, 2019

May meeting to push for UVM analog extensions

Accellera is trying to standardize extensions to UVM for mixed-signal design.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations:
September 19, 2018

Dialog plans configurable mixed-signal expansion

Dialog Semiconductor aims to expand its use of configurable mixed-signal circuitry across its product line following its acquisition of specialist Silego a year ago.
Article  |  Topics: Blog - PCB  |  Tags: ,   |  Organizations:
June 26, 2018

EDA learns to love AI

Machine learning is gradually moving into implementation and verification tools for EDA.
May 11, 2018

Mixed-signal circuits push scaled CMOS at VLSI

The circuits sessions at mid-June's VLSI Symposia in Honolulu feature a number of papers that improve the performance of scaled mixed-signal processes.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations: , ,
May 9, 2018

Motion harvester wins MEMS design contest

Energy harvesting, mechanical reprogrammable logic, and genetic algorithms were among the finalists for the MEMS design competition.
May 8, 2018

Cadence opens three fronts on mixed-signal failures

Cadence has started the rollout of a set of design tools for mixed-signal reliability analysis.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
December 6, 2017

European teams explore 3D integration tradeoffs

Two leading European research institutes presented their work on the feasibility and cost-effectiveness of monolithic 3D integration at this year's IEDM.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations: ,
December 1, 2017

X-Fab cuts flicker noise for 180nm process

X-Fab has added a process module to its wide voltage- and temperature-range 180nm mixed-signal process that supports a set of transistors with lower 1/f flicker noise.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , ,   |  Organizations:
June 6, 2017

Tektronix scope reconfigures for mixed signals

An ASIC-based design has allowed Tektronix to build an oscilloscope that can mix and match analog and digital channels.
Article  |  Topics: Blog - PCB  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors