mixed-signal design

February 8, 2024

Accellera forms working group for mixed-signal interfaces

Accellera has formed a working group to look at extensions to SystemVerilog to improve support for mixed-signal designs.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:
November 15, 2023

Siemens buys Insight for reliability addition to Calibre

Siemens has completed the acquisition of Insight EDA, a specialist in circuit-reliability analysis.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:
April 25, 2023

Alps Alpine composes capacitance IC with Symphony

The company says the mixed-signal platform enabled a 5X improvement in verification productivity.
September 21, 2022

Agile Analog adds digital library for easier porting

Agile Analog has launched its own digital standard cell library, designed to be used in the control circuits for analog blocks that form the IP company’s main offering.
Article  |  Topics: Blog - IP  |  Tags: , ,   |  Organizations:
September 14, 2022

X-Fab to add 130nm SiGe with IHP deal

X-Fab is using IHP technology to add a 130nm silicon germanium process to its offering.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
July 12, 2022

Siemens compiles analog into simulation for faster debug

Siemens EDA has launched a second version of its Symphony simulation environment designed to support quicker debug cycles.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:
July 12, 2022

Agile starts to build out analog portfolio with tool-based strategy

Agile Analog's oscillator IP sees the company focus on IP created with its own circuit creation and porting tool.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
June 16, 2022

TSMC certifies Aprisa for N5 and N4

TSMC has certified the Aprisa place-and-route software from Siemens Digital Industries Software for the N5 and N4 process technologies.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
May 24, 2022

Saber models aim for ADI power chips

Synopsys and Analog Devices have agreed to provide model libraries for the chipmaker's DC/DC ICs and power regulators that work with the Saber simulation tool.
Article  |  Topics: Blog - IP  |  Tags: , ,   |  Organizations: ,
May 21, 2021

Cadence pushes its FastSpice to 32 cores

Cadence has launched a reworked FastSpice engine designed to split work across multiple cores more efficiently.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors