August 22, 2023
Accellera has formed a working group to look at the possibility of creating a standard for federated simulation.
August 8, 2023
Just how much of the flow has already has 'shift left' benefit and what is fueling further progress.
July 25, 2023
Tessolve is bringing its Verification Futures conference to the US with an event scheduled for mid-September.
July 24, 2023
Backside power delivery could lead to improvements in chip density and more straightforward place-and-route phases according to work presented at this year’s VLSI Symposium.
July 11, 2023
The recent Verification Futures Europe conference looked at what AI, from decision trees to foundation models, could do to speed up RTL checks.
July 10, 2023
Calibre Design Enhancer moves physical verification checks and automated DRC-clean via and cell insertion into P&R
July 10, 2023
Three fast developing AI techniques underpin the efficiencies in the new Solido custom design and verification platform.
July 4, 2023
At the recent VLSI Symposium, Google vice president Parthasarathy Ranganathan described the importance of co-design and the software stack in its data-center designs.
June 1, 2023
Siemens has published a white paper that examines whether package designers need to adopt IC tools and design styles in the move from organic packages to 2.5DIC packages.
May 30, 2023
A comprehensive review of ML's potential and its current use identifies challenges ahead.