monolithic 3DIC

Three highlighted papers at IEDM, taking place in December, show the different approaches to the use of the vertical dimension to cut energy use and improve density.

Samsung described at VLSI Symposia how it has used two further forms of stacking to increase flash capacity.

IEDM has issued a call for papers for what the organizers expect to be an in-person event in December.

At IEDM this year, Macronix showed how a 3D architecture may bring back NOR flash, which stopped scaling a decade ago.

Imec's senior vice president of CMOS outlined future directions for the technology over the coming decade.

DTCO and 3D integration will dominate scaling in the coming decade, TSMC chief scientist Philip Wong claimed in his keynote at DAC on Monday

As 2D scaling becomes increasingly difficult, researchers reporting at VLSI Symposia have focused attention on what can be done in the third dimensions to improve density and performance without a sudden break from conventional CMOS processes.

Different forms of heterogeneous integration take center stage at the IEEE International Electron Device Meeting (IEDM) in December this year.

CEA-Leti claimed at IEDM to have achieved major steps in bringing monolithic 3D integration closer to production readiness.

Imec proposes using stacked CMOS transistors and buried power rails to improve density for the 3nm process node.