EDA

January 28, 2020

Earlier latch-up prevention with topology-based analysis

By analyzing topology during the schematic design phase, you can detect latch-up issues before post-layout ERCs and avoid late stage revisions.
January 19, 2020

Verific celebrates two decades of parser pre-eminence

The parser specialist has built a loyal fanbase across the electronics system design infrastructure with users now lining up to mark its 20th birthday.
Article  |  Topics: Blog - EDA, - Tool development  |  Tags: ,   |  Organizations: , , , , ,
January 7, 2020

Siemens and Arm combine to extend digital twin further into SoC design

Partnership combines Siemens PAVE 360 digital twin with ARM IP, including dedicated automotive offerings, to speed and streamline design toward Level 5.
Article  |  Topics: Digital Twin, Blog - EDA, IP, PCB  |  Tags: , , , ,   |  Organizations: , ,
December 18, 2019

On-demand DRC within P&R cuts closure time in half for MaxLinear

Case study describes how RF/AMS specialist used Calibre RealTime Digital within its flow for a high-end DSP SoC.
December 17, 2019

Automating the pain out of clock domain crossing verification

A new CDC methodology uses automation and data hooks to improve a notoriously lengthy and tricky task - verifying synchronizers.
Article  |  Topics: Blog - EDA, - Verification  |  Tags: , , , ,   |  Organizations: ,
December 16, 2019

Mentor delivers eMRAM test for ARM/Samsung FDSOI at 28nm

Tessent test suite targets automotive, AI and IoT projects that need embedded non-volatile memory.
December 11, 2019

Support for RISC-V expands at summit

This week’s RISC-V Summit in California has seen an expansion to the open-source portfolio being built around the architecture as well as increased support from software vendors such as Wind River.
December 10, 2019

Breker adds automated system integration test generation for RISC-V

App joins Portable Stimulus specialist's Trek5 family to reduce manual test writing during verification on designs for the fast-growing RISC-V open-source processor.
December 4, 2019

Cadence to acquire AWR from National Instruments

Cadence Design Systems has agreed to buy the AWR RF-design company from its current owner National Instruments for approximately $160m.
November 27, 2019

Use digital threads to link software and hardware in automotive

A white paper from Mentor, a Siemens business, shows the growing need for vehicle makers and their supply chain partners to create better links between hardware and software elements.
Article  |  Topics: Blog - Embedded  |  Tags: , , , ,   |  Organizations: