Blog Topics

September 30, 2015

Vertical structures to debut at IEDM 2015

A novel approach to 3D NAND will be among the presentations at the International Electron Device Meeting to be held in Washington, DC in December.
Article  |  Tags: , , , , ,   |  Organizations:
September 29, 2015

Tanner EDA @ Mentor Graphics: Steady as she goes

Stability is the watchword as AMS and MEMS specialist Tanner retains much of its independence - a 'start-up with a billion-dollar company behind us'.
Article  |  Tags: , , , ,   |  Organizations: ,
September 25, 2015

DVCon Europe initial technical program unveiled

DVCon Europe has published the technical program for its upcoming November conference in Munich, Germany.
Article  |  Tags: , , ,   |  Organizations:
September 22, 2015

IP and software portfolio introduced to speed IoT development

Low-power IP and software portfolio includes security hardware, Bluetooth and ISB interfaces, configurable processors and sensor subsystems
Article  |  Tags: , , , , ,   |  Organizations:
September 16, 2015

Synopsys extends FPGA-based prototyping to 1.6bn ASIC gates

Synopsys updates its FPGA-based prototyping system to offer more capacity, higher speed, faster bring-up, better ROI
Article  |  Tags: , , , ,   |  Organizations:
September 14, 2015

Menta aims for TSMC 28nm with embedded FPGA cores

Menta has launched a family of off-the-shelf IP cores aimed at TSMC’s 28nm processes to provide reconfigurability for SoCs.
Article  |  Tags: , ,   |  Organizations: ,
September 10, 2015

Debug monitors look for deadlock

UltraSoC has added deadlock detection capabilities to its multicore onchip debug framework.
Article  |  Tags: , ,   |  Organizations:
September 2, 2015

Early registration opens for DVCon Europe 2015

Early registration has opened for the DVCon Europe conference to be held in Munich, Germany in November.
Article  |  Tags: , , , , ,   |  Organizations:
August 6, 2015

Flow exploration key to finFET network processor implementation

Flow exploration helps designers establish best approach to advanced network processor implementation on Samsung finFET process
Article  |  Tags: , , ,   |  Organizations: , ,
July 30, 2015

10nm flow reveals complexity of finFET design process

Collaboration between ARM, TSMC and Synopsys reveals challenges of 10nm finFET design flows.
Article  |  Tags: , , , , , ,   |  Organizations: , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors