Systems

June 15, 2020

EDA in the cloud boosts DRC iterations for AMD

AMD worked with Microsoft and Azure to cut DRC runtimes and control memory usage for a 7nm cloud-based design.
Article  |  Topics: Blog Topics  |  Tags: , , , , , , , , ,   |  Organizations: , , ,
May 14, 2020

The price of reliability is constant vigilance

Papers presented at the recent IRPS conference showed the growing importance of lifetime monitoring to the problem of handling components as they age.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations: , ,
March 27, 2020

The 10 ways to automate increasingly complex wire harness design

Wire harness implementations already face tough margins and increasing design pressure from markets such as automotive. Here's how tools can help.
Article  |  Topics: Digital Twin, Blog - Electrical Design  |  Tags: , ,   |  Organizations:
January 7, 2020

Siemens and Arm combine to extend digital twin further into SoC design

Partnership combines Siemens PAVE 360 digital twin with ARM IP, including dedicated automotive offerings, to speed and streamline design toward Level 5.
Article  |  Topics: Digital Twin, Blog - EDA, IP, PCB  |  Tags: , , , ,   |  Organizations: , ,
December 11, 2019

Support for RISC-V expands at summit

This week’s RISC-V Summit in California has seen an expansion to the open-source portfolio being built around the architecture as well as increased support from software vendors such as Wind River.
September 11, 2019

Embedded design meets low-code in Siemens integration plans

Siemens is combining recent acquisitions in novel ways, including one that will see a web-app development package interact more closely with Mentor's embedded offerings.
Article  |  Topics: Blog - Embedded, PCB  |  Tags: , , , ,   |  Organizations: ,
September 10, 2019

Digital twin points the way to system-level vehicle safety

The digital-twin concept provides several avenues to achieving better safety analysis and is likely to benefit from Siemens' integration of Mentor activities.
August 27, 2019

GlobalFoundries takes aim at TSMC’s customers in patent action

GlobalFoundries is calling for imports of chips fabbed by TSMC into the US and Germany in multiple actions based on a list of 16 patents.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations: , , ,
August 23, 2019

Making the case for HLS in autonomous drive

The automotive market faces challenges that make it a prime candidate for the greater use of high-level synthesis on designs with AI and ML content.
July 11, 2019

C++ signoff made real

Konica Minolta describes how it has constructed a C++ signoff flow that mitigates code ambiguity, manual analysis and other inefficiencies.
Article  |  Topics: Blog - EDA, - HLS, Verification  |  Tags: , , , ,   |  Organizations: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors