A new paper looks at examples for using The Boundary Condition Independent Reduced Order Model (BCI-ROM) in its VHDL-AMS implementation for electro-thermal analysis.
Author Archives: TDF Editor
EMA Design Automation to launch sister company, Accelerated Designs, to help clients streamline processes, cut manual effort, and connect data.
What are your options and what is one of the latest simulator features that helps streamline your build?
South Korea's leading research institute has built a reusable flow for lower power petaflops-performance AI.
Chiplet-based 3DIC designs present new challenges for flows that integrate tasks from design exploration to physical verification.
From tutorials to technical papers to special 'diamond' sessions, Tessent features large at ITC 2023.
Get to know more on the specific benefits of shift left and how to achieve easy adoption.
Three fast developing AI techniques underpin the efficiencies in the new Solido custom design and verification platform.
Single-device tracking in the chiplet and multi-chip age needs a boost to deliver accuracy and greater production efficiency.
The company says the mixed-signal platform enabled a 5X improvement in verification productivity.